Active
Standard
Most Recent
IEEE/IEC 62530:2011
SystemVerilog -- Unified Hardware Design, Specification, and Verification Language
Summary
- Active.
This standard represents a merger of two previous standards: IEEE Std 1364™-2005 Verilog hardware description language (HDL) and IEEE Std 1800-2005 SystemVerilog unified hardware design, specification, and verification language. The 2005 SystemVerilog standard defines extensions to the 2005 Verilog standard. These two standards were designed to be used as one language. Merging the base Verilog language and the SystemVerilog extensions into a single standard provides users with all information regarding syntax and semantics in a single document.
This standard represents a merger of two previous standards: IEEE Std 1364™-2005 Verilog hardware description language (HDL) and IEEE Std 1800-2005 SystemVerilog unified hardware design, specification, and verification language. The 2005 SystemVerilog standard defines extensions to the 2005 Verilog standard. These two standards were designed to be used as one language. Merging the base Verilog language and the SystemVerilog extensions into a single standard provides users with all information regarding syntax and semantics in a single document.
Notes
Active
Technical characteristics
| Publisher | Institute of Electrical and Electronics Engineers (IEEE) |
| Publication Date | 05/19/2011 |
| Edition | |
| Page Count | 1294 |
| EAN | --- |
| ISBN | --- |
| Weight (in grams) | --- |
| Brochures |
|
No products.
Previous versions
19/05/2011
Active
Most Recent
