Components
4
Twig Components
12
Render Count
18
ms
Render Time
96.0
MiB
Memory Usage
Components
| Name | Metadata | Render Count | Render Time |
|---|---|---|---|
| ProductState |
"App\Twig\Components\ProductState"components/ProductState.html.twig |
5 | 1.05ms |
| ProductMostRecent |
"App\Twig\Components\ProductMostRecent"components/ProductMostRecent.html.twig |
5 | 3.92ms |
| ProductType |
"App\Twig\Components\ProductType"components/ProductType.html.twig |
1 | 0.19ms |
| ProductCard |
"App\Twig\Components\ProductCard"components/ProductCard.html.twig |
1 | 14.10ms |
Render calls
| ProductState | App\Twig\Components\ProductState | 66.0 MiB | 0.26 ms | |
|---|---|---|---|---|
| Input props | [ "product" => App\Entity\Product\Product {#7310 #id: 13056 #code: "IEEE00011428" #attributes: Doctrine\ORM\PersistentCollection {#7700 …} #variants: Doctrine\ORM\PersistentCollection {#7743 …} #options: Doctrine\ORM\PersistentCollection {#7915 …} #associations: Doctrine\ORM\PersistentCollection {#7899 …} #createdAt: DateTime @1751040833 {#7274 : 2025-06-27 18:13:53.0 Europe/Paris (+02:00) } #updatedAt: DateTime @1754608621 {#7322 : 2025-08-08 01:17:01.0 Europe/Paris (+02:00) } #enabled: true #translations: Doctrine\ORM\PersistentCollection {#7921 …} #translationsCache: [ "en_US" => App\Entity\Product\ProductTranslation {#7920 #locale: "en_US" #translatable: App\Entity\Product\Product {#7310} #id: 47233 #name: "IEEE/IEC 61691-1-1:2023" #slug: "ieee-iec-61691-1-1-2023-ieee00011428-244715" #description: """ Adoption Standard - Active.<br />\n VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.<br />\n \t\t\t\t<br />\n This standard defines the syntax and semantics of the VHSIC Hardware Description Language (VHDL). The acronym VHSIC (Very High Speed Integrated Circuits) in the language's name comes from the U.S. government program that funded early work on the standard.<br />\n VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Since it is both machine and human readable, it supports the design, development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. This document is intended for the implementers of tools supporting the language and for advanced users of the language. """ #metaKeywords: null #metaDescription: null #shortDescription: "IEEE/IEC International Standard--Behavioural languages--Part 1-1: VHDL Language Reference Manual" -notes: "Active" } ] #currentLocale: "en_US" #currentTranslation: null #fallbackLocale: "en_US" #variantSelectionMethod: "match" #productTaxons: Doctrine\ORM\PersistentCollection {#7533 …} #channels: Doctrine\ORM\PersistentCollection {#7627 …} #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …} #reviews: Doctrine\ORM\PersistentCollection {#7612 …} #averageRating: 0.0 #images: Doctrine\ORM\PersistentCollection {#7644 …} -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …} -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7389 …} -apiLastModifiedAt: DateTime @1754517600 {#7317 : 2025-08-07 00:00:00.0 Europe/Paris (+02:00) } -lastUpdatedAt: DateTime @1697493600 {#7292 : 2023-10-17 00:00:00.0 Europe/Paris (+02:00) } -author: "" -publishedAt: DateTime @1697580000 {#7318 : 2023-10-18 00:00:00.0 Europe/Paris (+02:00) } -releasedAt: null -confirmedAt: null -canceledAt: null -edition: null -coreDocument: "61691-1-1" -bookCollection: "" -pageCount: 678 -documents: Doctrine\ORM\PersistentCollection {#7464 …} -favorites: Doctrine\ORM\PersistentCollection {#7499 …} } "showFullLabel" => "true" ] |
|||
| Attributes | [ "showFullLabel" => "true" ] |
|||
| Component | App\Twig\Components\ProductState {#93054 +product: App\Entity\Product\Product {#7310 #id: 13056 #code: "IEEE00011428" #attributes: Doctrine\ORM\PersistentCollection {#7700 …} #variants: Doctrine\ORM\PersistentCollection {#7743 …} #options: Doctrine\ORM\PersistentCollection {#7915 …} #associations: Doctrine\ORM\PersistentCollection {#7899 …} #createdAt: DateTime @1751040833 {#7274 : 2025-06-27 18:13:53.0 Europe/Paris (+02:00) } #updatedAt: DateTime @1754608621 {#7322 : 2025-08-08 01:17:01.0 Europe/Paris (+02:00) } #enabled: true #translations: Doctrine\ORM\PersistentCollection {#7921 …} #translationsCache: [ "en_US" => App\Entity\Product\ProductTranslation {#7920 #locale: "en_US" #translatable: App\Entity\Product\Product {#7310} #id: 47233 #name: "IEEE/IEC 61691-1-1:2023" #slug: "ieee-iec-61691-1-1-2023-ieee00011428-244715" #description: """ Adoption Standard - Active.<br />\n VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.<br />\n \t\t\t\t<br />\n This standard defines the syntax and semantics of the VHSIC Hardware Description Language (VHDL). The acronym VHSIC (Very High Speed Integrated Circuits) in the language's name comes from the U.S. government program that funded early work on the standard.<br />\n VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Since it is both machine and human readable, it supports the design, development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. This document is intended for the implementers of tools supporting the language and for advanced users of the language. """ #metaKeywords: null #metaDescription: null #shortDescription: "IEEE/IEC International Standard--Behavioural languages--Part 1-1: VHDL Language Reference Manual" -notes: "Active" } ] #currentLocale: "en_US" #currentTranslation: null #fallbackLocale: "en_US" #variantSelectionMethod: "match" #productTaxons: Doctrine\ORM\PersistentCollection {#7533 …} #channels: Doctrine\ORM\PersistentCollection {#7627 …} #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …} #reviews: Doctrine\ORM\PersistentCollection {#7612 …} #averageRating: 0.0 #images: Doctrine\ORM\PersistentCollection {#7644 …} -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …} -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7389 …} -apiLastModifiedAt: DateTime @1754517600 {#7317 : 2025-08-07 00:00:00.0 Europe/Paris (+02:00) } -lastUpdatedAt: DateTime @1697493600 {#7292 : 2023-10-17 00:00:00.0 Europe/Paris (+02:00) } -author: "" -publishedAt: DateTime @1697580000 {#7318 : 2023-10-18 00:00:00.0 Europe/Paris (+02:00) } -releasedAt: null -confirmedAt: null -canceledAt: null -edition: null -coreDocument: "61691-1-1" -bookCollection: "" -pageCount: 678 -documents: Doctrine\ORM\PersistentCollection {#7464 …} -favorites: Doctrine\ORM\PersistentCollection {#7499 …} } +appearance: "state-active" +labels: [ "Active" ] -stateAttributeCode: "state" -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …} } |
|||
| ProductType | App\Twig\Components\ProductType | 66.0 MiB | 0.19 ms | |
|---|---|---|---|---|
| Input props | [ "product" => App\Entity\Product\Product {#7310 #id: 13056 #code: "IEEE00011428" #attributes: Doctrine\ORM\PersistentCollection {#7700 …} #variants: Doctrine\ORM\PersistentCollection {#7743 …} #options: Doctrine\ORM\PersistentCollection {#7915 …} #associations: Doctrine\ORM\PersistentCollection {#7899 …} #createdAt: DateTime @1751040833 {#7274 : 2025-06-27 18:13:53.0 Europe/Paris (+02:00) } #updatedAt: DateTime @1754608621 {#7322 : 2025-08-08 01:17:01.0 Europe/Paris (+02:00) } #enabled: true #translations: Doctrine\ORM\PersistentCollection {#7921 …} #translationsCache: [ "en_US" => App\Entity\Product\ProductTranslation {#7920 #locale: "en_US" #translatable: App\Entity\Product\Product {#7310} #id: 47233 #name: "IEEE/IEC 61691-1-1:2023" #slug: "ieee-iec-61691-1-1-2023-ieee00011428-244715" #description: """ Adoption Standard - Active.<br />\n VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.<br />\n \t\t\t\t<br />\n This standard defines the syntax and semantics of the VHSIC Hardware Description Language (VHDL). The acronym VHSIC (Very High Speed Integrated Circuits) in the language's name comes from the U.S. government program that funded early work on the standard.<br />\n VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Since it is both machine and human readable, it supports the design, development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. This document is intended for the implementers of tools supporting the language and for advanced users of the language. """ #metaKeywords: null #metaDescription: null #shortDescription: "IEEE/IEC International Standard--Behavioural languages--Part 1-1: VHDL Language Reference Manual" -notes: "Active" } ] #currentLocale: "en_US" #currentTranslation: null #fallbackLocale: "en_US" #variantSelectionMethod: "match" #productTaxons: Doctrine\ORM\PersistentCollection {#7533 …} #channels: Doctrine\ORM\PersistentCollection {#7627 …} #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …} #reviews: Doctrine\ORM\PersistentCollection {#7612 …} #averageRating: 0.0 #images: Doctrine\ORM\PersistentCollection {#7644 …} -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …} -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7389 …} -apiLastModifiedAt: DateTime @1754517600 {#7317 : 2025-08-07 00:00:00.0 Europe/Paris (+02:00) } -lastUpdatedAt: DateTime @1697493600 {#7292 : 2023-10-17 00:00:00.0 Europe/Paris (+02:00) } -author: "" -publishedAt: DateTime @1697580000 {#7318 : 2023-10-18 00:00:00.0 Europe/Paris (+02:00) } -releasedAt: null -confirmedAt: null -canceledAt: null -edition: null -coreDocument: "61691-1-1" -bookCollection: "" -pageCount: 678 -documents: Doctrine\ORM\PersistentCollection {#7464 …} -favorites: Doctrine\ORM\PersistentCollection {#7499 …} } ] |
|||
| Attributes | [] |
|||
| Component | App\Twig\Components\ProductType {#93234 +product: App\Entity\Product\Product {#7310 #id: 13056 #code: "IEEE00011428" #attributes: Doctrine\ORM\PersistentCollection {#7700 …} #variants: Doctrine\ORM\PersistentCollection {#7743 …} #options: Doctrine\ORM\PersistentCollection {#7915 …} #associations: Doctrine\ORM\PersistentCollection {#7899 …} #createdAt: DateTime @1751040833 {#7274 : 2025-06-27 18:13:53.0 Europe/Paris (+02:00) } #updatedAt: DateTime @1754608621 {#7322 : 2025-08-08 01:17:01.0 Europe/Paris (+02:00) } #enabled: true #translations: Doctrine\ORM\PersistentCollection {#7921 …} #translationsCache: [ "en_US" => App\Entity\Product\ProductTranslation {#7920 #locale: "en_US" #translatable: App\Entity\Product\Product {#7310} #id: 47233 #name: "IEEE/IEC 61691-1-1:2023" #slug: "ieee-iec-61691-1-1-2023-ieee00011428-244715" #description: """ Adoption Standard - Active.<br />\n VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.<br />\n \t\t\t\t<br />\n This standard defines the syntax and semantics of the VHSIC Hardware Description Language (VHDL). The acronym VHSIC (Very High Speed Integrated Circuits) in the language's name comes from the U.S. government program that funded early work on the standard.<br />\n VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Since it is both machine and human readable, it supports the design, development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. This document is intended for the implementers of tools supporting the language and for advanced users of the language. """ #metaKeywords: null #metaDescription: null #shortDescription: "IEEE/IEC International Standard--Behavioural languages--Part 1-1: VHDL Language Reference Manual" -notes: "Active" } ] #currentLocale: "en_US" #currentTranslation: null #fallbackLocale: "en_US" #variantSelectionMethod: "match" #productTaxons: Doctrine\ORM\PersistentCollection {#7533 …} #channels: Doctrine\ORM\PersistentCollection {#7627 …} #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …} #reviews: Doctrine\ORM\PersistentCollection {#7612 …} #averageRating: 0.0 #images: Doctrine\ORM\PersistentCollection {#7644 …} -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …} -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7389 …} -apiLastModifiedAt: DateTime @1754517600 {#7317 : 2025-08-07 00:00:00.0 Europe/Paris (+02:00) } -lastUpdatedAt: DateTime @1697493600 {#7292 : 2023-10-17 00:00:00.0 Europe/Paris (+02:00) } -author: "" -publishedAt: DateTime @1697580000 {#7318 : 2023-10-18 00:00:00.0 Europe/Paris (+02:00) } -releasedAt: null -confirmedAt: null -canceledAt: null -edition: null -coreDocument: "61691-1-1" -bookCollection: "" -pageCount: 678 -documents: Doctrine\ORM\PersistentCollection {#7464 …} -favorites: Doctrine\ORM\PersistentCollection {#7499 …} } +label: "Standard" -typeAttributeCode: "type" -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …} } |
|||
| ProductMostRecent | App\Twig\Components\ProductMostRecent | 68.0 MiB | 0.68 ms | |
|---|---|---|---|---|
| Input props | [ "product" => App\Entity\Product\Product {#7310 #id: 13056 #code: "IEEE00011428" #attributes: Doctrine\ORM\PersistentCollection {#7700 …} #variants: Doctrine\ORM\PersistentCollection {#7743 …} #options: Doctrine\ORM\PersistentCollection {#7915 …} #associations: Doctrine\ORM\PersistentCollection {#7899 …} #createdAt: DateTime @1751040833 {#7274 : 2025-06-27 18:13:53.0 Europe/Paris (+02:00) } #updatedAt: DateTime @1754608621 {#7322 : 2025-08-08 01:17:01.0 Europe/Paris (+02:00) } #enabled: true #translations: Doctrine\ORM\PersistentCollection {#7921 …} #translationsCache: [ "en_US" => App\Entity\Product\ProductTranslation {#7920 #locale: "en_US" #translatable: App\Entity\Product\Product {#7310} #id: 47233 #name: "IEEE/IEC 61691-1-1:2023" #slug: "ieee-iec-61691-1-1-2023-ieee00011428-244715" #description: """ Adoption Standard - Active.<br />\n VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.<br />\n \t\t\t\t<br />\n This standard defines the syntax and semantics of the VHSIC Hardware Description Language (VHDL). The acronym VHSIC (Very High Speed Integrated Circuits) in the language's name comes from the U.S. government program that funded early work on the standard.<br />\n VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Since it is both machine and human readable, it supports the design, development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. This document is intended for the implementers of tools supporting the language and for advanced users of the language. """ #metaKeywords: null #metaDescription: null #shortDescription: "IEEE/IEC International Standard--Behavioural languages--Part 1-1: VHDL Language Reference Manual" -notes: "Active" } ] #currentLocale: "en_US" #currentTranslation: null #fallbackLocale: "en_US" #variantSelectionMethod: "match" #productTaxons: Doctrine\ORM\PersistentCollection {#7533 …} #channels: Doctrine\ORM\PersistentCollection {#7627 …} #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …} #reviews: Doctrine\ORM\PersistentCollection {#7612 …} #averageRating: 0.0 #images: Doctrine\ORM\PersistentCollection {#7644 …} -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …} -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7389 …} -apiLastModifiedAt: DateTime @1754517600 {#7317 : 2025-08-07 00:00:00.0 Europe/Paris (+02:00) } -lastUpdatedAt: DateTime @1697493600 {#7292 : 2023-10-17 00:00:00.0 Europe/Paris (+02:00) } -author: "" -publishedAt: DateTime @1697580000 {#7318 : 2023-10-18 00:00:00.0 Europe/Paris (+02:00) } -releasedAt: null -confirmedAt: null -canceledAt: null -edition: null -coreDocument: "61691-1-1" -bookCollection: "" -pageCount: 678 -documents: Doctrine\ORM\PersistentCollection {#7464 …} -favorites: Doctrine\ORM\PersistentCollection {#7499 …} } ] |
|||
| Attributes | [] |
|||
| Component | App\Twig\Components\ProductMostRecent {#93309 +product: App\Entity\Product\Product {#7310 #id: 13056 #code: "IEEE00011428" #attributes: Doctrine\ORM\PersistentCollection {#7700 …} #variants: Doctrine\ORM\PersistentCollection {#7743 …} #options: Doctrine\ORM\PersistentCollection {#7915 …} #associations: Doctrine\ORM\PersistentCollection {#7899 …} #createdAt: DateTime @1751040833 {#7274 : 2025-06-27 18:13:53.0 Europe/Paris (+02:00) } #updatedAt: DateTime @1754608621 {#7322 : 2025-08-08 01:17:01.0 Europe/Paris (+02:00) } #enabled: true #translations: Doctrine\ORM\PersistentCollection {#7921 …} #translationsCache: [ "en_US" => App\Entity\Product\ProductTranslation {#7920 #locale: "en_US" #translatable: App\Entity\Product\Product {#7310} #id: 47233 #name: "IEEE/IEC 61691-1-1:2023" #slug: "ieee-iec-61691-1-1-2023-ieee00011428-244715" #description: """ Adoption Standard - Active.<br />\n VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.<br />\n \t\t\t\t<br />\n This standard defines the syntax and semantics of the VHSIC Hardware Description Language (VHDL). The acronym VHSIC (Very High Speed Integrated Circuits) in the language's name comes from the U.S. government program that funded early work on the standard.<br />\n VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Since it is both machine and human readable, it supports the design, development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. This document is intended for the implementers of tools supporting the language and for advanced users of the language. """ #metaKeywords: null #metaDescription: null #shortDescription: "IEEE/IEC International Standard--Behavioural languages--Part 1-1: VHDL Language Reference Manual" -notes: "Active" } ] #currentLocale: "en_US" #currentTranslation: null #fallbackLocale: "en_US" #variantSelectionMethod: "match" #productTaxons: Doctrine\ORM\PersistentCollection {#7533 …} #channels: Doctrine\ORM\PersistentCollection {#7627 …} #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …} #reviews: Doctrine\ORM\PersistentCollection {#7612 …} #averageRating: 0.0 #images: Doctrine\ORM\PersistentCollection {#7644 …} -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …} -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7389 …} -apiLastModifiedAt: DateTime @1754517600 {#7317 : 2025-08-07 00:00:00.0 Europe/Paris (+02:00) } -lastUpdatedAt: DateTime @1697493600 {#7292 : 2023-10-17 00:00:00.0 Europe/Paris (+02:00) } -author: "" -publishedAt: DateTime @1697580000 {#7318 : 2023-10-18 00:00:00.0 Europe/Paris (+02:00) } -releasedAt: null -confirmedAt: null -canceledAt: null -edition: null -coreDocument: "61691-1-1" -bookCollection: "" -pageCount: 678 -documents: Doctrine\ORM\PersistentCollection {#7464 …} -favorites: Doctrine\ORM\PersistentCollection {#7499 …} } +label: "Most Recent" +icon: "check-xs" -mostRecentAttributeCode: "most_recent" -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …} } |
|||
| ProductState | App\Twig\Components\ProductState | 74.0 MiB | 0.24 ms | |
|---|---|---|---|---|
| Input props | [ "product" => App\Entity\Product\Product {#7310 #id: 13056 #code: "IEEE00011428" #attributes: Doctrine\ORM\PersistentCollection {#7700 …} #variants: Doctrine\ORM\PersistentCollection {#7743 …} #options: Doctrine\ORM\PersistentCollection {#7915 …} #associations: Doctrine\ORM\PersistentCollection {#7899 …} #createdAt: DateTime @1751040833 {#7274 : 2025-06-27 18:13:53.0 Europe/Paris (+02:00) } #updatedAt: DateTime @1754608621 {#7322 : 2025-08-08 01:17:01.0 Europe/Paris (+02:00) } #enabled: true #translations: Doctrine\ORM\PersistentCollection {#7921 …} #translationsCache: [ "en_US" => App\Entity\Product\ProductTranslation {#7920 #locale: "en_US" #translatable: App\Entity\Product\Product {#7310} #id: 47233 #name: "IEEE/IEC 61691-1-1:2023" #slug: "ieee-iec-61691-1-1-2023-ieee00011428-244715" #description: """ Adoption Standard - Active.<br />\n VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.<br />\n \t\t\t\t<br />\n This standard defines the syntax and semantics of the VHSIC Hardware Description Language (VHDL). The acronym VHSIC (Very High Speed Integrated Circuits) in the language's name comes from the U.S. government program that funded early work on the standard.<br />\n VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Since it is both machine and human readable, it supports the design, development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. This document is intended for the implementers of tools supporting the language and for advanced users of the language. """ #metaKeywords: null #metaDescription: null #shortDescription: "IEEE/IEC International Standard--Behavioural languages--Part 1-1: VHDL Language Reference Manual" -notes: "Active" } ] #currentLocale: "en_US" #currentTranslation: null #fallbackLocale: "en_US" #variantSelectionMethod: "match" #productTaxons: Doctrine\ORM\PersistentCollection {#7533 …} #channels: Doctrine\ORM\PersistentCollection {#7627 …} #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …} #reviews: Doctrine\ORM\PersistentCollection {#7612 …} #averageRating: 0.0 #images: Doctrine\ORM\PersistentCollection {#7644 …} -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …} -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7389 …} -apiLastModifiedAt: DateTime @1754517600 {#7317 : 2025-08-07 00:00:00.0 Europe/Paris (+02:00) } -lastUpdatedAt: DateTime @1697493600 {#7292 : 2023-10-17 00:00:00.0 Europe/Paris (+02:00) } -author: "" -publishedAt: DateTime @1697580000 {#7318 : 2023-10-18 00:00:00.0 Europe/Paris (+02:00) } -releasedAt: null -confirmedAt: null -canceledAt: null -edition: null -coreDocument: "61691-1-1" -bookCollection: "" -pageCount: 678 -documents: Doctrine\ORM\PersistentCollection {#7464 …} -favorites: Doctrine\ORM\PersistentCollection {#7499 …} } "showFullLabel" => "true" ] |
|||
| Attributes | [ "showFullLabel" => "true" ] |
|||
| Component | App\Twig\Components\ProductState {#100369 +product: App\Entity\Product\Product {#7310 #id: 13056 #code: "IEEE00011428" #attributes: Doctrine\ORM\PersistentCollection {#7700 …} #variants: Doctrine\ORM\PersistentCollection {#7743 …} #options: Doctrine\ORM\PersistentCollection {#7915 …} #associations: Doctrine\ORM\PersistentCollection {#7899 …} #createdAt: DateTime @1751040833 {#7274 : 2025-06-27 18:13:53.0 Europe/Paris (+02:00) } #updatedAt: DateTime @1754608621 {#7322 : 2025-08-08 01:17:01.0 Europe/Paris (+02:00) } #enabled: true #translations: Doctrine\ORM\PersistentCollection {#7921 …} #translationsCache: [ "en_US" => App\Entity\Product\ProductTranslation {#7920 #locale: "en_US" #translatable: App\Entity\Product\Product {#7310} #id: 47233 #name: "IEEE/IEC 61691-1-1:2023" #slug: "ieee-iec-61691-1-1-2023-ieee00011428-244715" #description: """ Adoption Standard - Active.<br />\n VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.<br />\n \t\t\t\t<br />\n This standard defines the syntax and semantics of the VHSIC Hardware Description Language (VHDL). The acronym VHSIC (Very High Speed Integrated Circuits) in the language's name comes from the U.S. government program that funded early work on the standard.<br />\n VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Since it is both machine and human readable, it supports the design, development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. This document is intended for the implementers of tools supporting the language and for advanced users of the language. """ #metaKeywords: null #metaDescription: null #shortDescription: "IEEE/IEC International Standard--Behavioural languages--Part 1-1: VHDL Language Reference Manual" -notes: "Active" } ] #currentLocale: "en_US" #currentTranslation: null #fallbackLocale: "en_US" #variantSelectionMethod: "match" #productTaxons: Doctrine\ORM\PersistentCollection {#7533 …} #channels: Doctrine\ORM\PersistentCollection {#7627 …} #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …} #reviews: Doctrine\ORM\PersistentCollection {#7612 …} #averageRating: 0.0 #images: Doctrine\ORM\PersistentCollection {#7644 …} -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …} -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7389 …} -apiLastModifiedAt: DateTime @1754517600 {#7317 : 2025-08-07 00:00:00.0 Europe/Paris (+02:00) } -lastUpdatedAt: DateTime @1697493600 {#7292 : 2023-10-17 00:00:00.0 Europe/Paris (+02:00) } -author: "" -publishedAt: DateTime @1697580000 {#7318 : 2023-10-18 00:00:00.0 Europe/Paris (+02:00) } -releasedAt: null -confirmedAt: null -canceledAt: null -edition: null -coreDocument: "61691-1-1" -bookCollection: "" -pageCount: 678 -documents: Doctrine\ORM\PersistentCollection {#7464 …} -favorites: Doctrine\ORM\PersistentCollection {#7499 …} } +appearance: "state-active" +labels: [ "Active" ] -stateAttributeCode: "state" -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …} } |
|||
| ProductMostRecent | App\Twig\Components\ProductMostRecent | 74.0 MiB | 1.01 ms | |
|---|---|---|---|---|
| Input props | [ "product" => App\Entity\Product\Product {#7310 #id: 13056 #code: "IEEE00011428" #attributes: Doctrine\ORM\PersistentCollection {#7700 …} #variants: Doctrine\ORM\PersistentCollection {#7743 …} #options: Doctrine\ORM\PersistentCollection {#7915 …} #associations: Doctrine\ORM\PersistentCollection {#7899 …} #createdAt: DateTime @1751040833 {#7274 : 2025-06-27 18:13:53.0 Europe/Paris (+02:00) } #updatedAt: DateTime @1754608621 {#7322 : 2025-08-08 01:17:01.0 Europe/Paris (+02:00) } #enabled: true #translations: Doctrine\ORM\PersistentCollection {#7921 …} #translationsCache: [ "en_US" => App\Entity\Product\ProductTranslation {#7920 #locale: "en_US" #translatable: App\Entity\Product\Product {#7310} #id: 47233 #name: "IEEE/IEC 61691-1-1:2023" #slug: "ieee-iec-61691-1-1-2023-ieee00011428-244715" #description: """ Adoption Standard - Active.<br />\n VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.<br />\n \t\t\t\t<br />\n This standard defines the syntax and semantics of the VHSIC Hardware Description Language (VHDL). The acronym VHSIC (Very High Speed Integrated Circuits) in the language's name comes from the U.S. government program that funded early work on the standard.<br />\n VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Since it is both machine and human readable, it supports the design, development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. This document is intended for the implementers of tools supporting the language and for advanced users of the language. """ #metaKeywords: null #metaDescription: null #shortDescription: "IEEE/IEC International Standard--Behavioural languages--Part 1-1: VHDL Language Reference Manual" -notes: "Active" } ] #currentLocale: "en_US" #currentTranslation: null #fallbackLocale: "en_US" #variantSelectionMethod: "match" #productTaxons: Doctrine\ORM\PersistentCollection {#7533 …} #channels: Doctrine\ORM\PersistentCollection {#7627 …} #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …} #reviews: Doctrine\ORM\PersistentCollection {#7612 …} #averageRating: 0.0 #images: Doctrine\ORM\PersistentCollection {#7644 …} -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …} -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7389 …} -apiLastModifiedAt: DateTime @1754517600 {#7317 : 2025-08-07 00:00:00.0 Europe/Paris (+02:00) } -lastUpdatedAt: DateTime @1697493600 {#7292 : 2023-10-17 00:00:00.0 Europe/Paris (+02:00) } -author: "" -publishedAt: DateTime @1697580000 {#7318 : 2023-10-18 00:00:00.0 Europe/Paris (+02:00) } -releasedAt: null -confirmedAt: null -canceledAt: null -edition: null -coreDocument: "61691-1-1" -bookCollection: "" -pageCount: 678 -documents: Doctrine\ORM\PersistentCollection {#7464 …} -favorites: Doctrine\ORM\PersistentCollection {#7499 …} } ] |
|||
| Attributes | [] |
|||
| Component | App\Twig\Components\ProductMostRecent {#100411 +product: App\Entity\Product\Product {#7310 #id: 13056 #code: "IEEE00011428" #attributes: Doctrine\ORM\PersistentCollection {#7700 …} #variants: Doctrine\ORM\PersistentCollection {#7743 …} #options: Doctrine\ORM\PersistentCollection {#7915 …} #associations: Doctrine\ORM\PersistentCollection {#7899 …} #createdAt: DateTime @1751040833 {#7274 : 2025-06-27 18:13:53.0 Europe/Paris (+02:00) } #updatedAt: DateTime @1754608621 {#7322 : 2025-08-08 01:17:01.0 Europe/Paris (+02:00) } #enabled: true #translations: Doctrine\ORM\PersistentCollection {#7921 …} #translationsCache: [ "en_US" => App\Entity\Product\ProductTranslation {#7920 #locale: "en_US" #translatable: App\Entity\Product\Product {#7310} #id: 47233 #name: "IEEE/IEC 61691-1-1:2023" #slug: "ieee-iec-61691-1-1-2023-ieee00011428-244715" #description: """ Adoption Standard - Active.<br />\n VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.<br />\n \t\t\t\t<br />\n This standard defines the syntax and semantics of the VHSIC Hardware Description Language (VHDL). The acronym VHSIC (Very High Speed Integrated Circuits) in the language's name comes from the U.S. government program that funded early work on the standard.<br />\n VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Since it is both machine and human readable, it supports the design, development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. This document is intended for the implementers of tools supporting the language and for advanced users of the language. """ #metaKeywords: null #metaDescription: null #shortDescription: "IEEE/IEC International Standard--Behavioural languages--Part 1-1: VHDL Language Reference Manual" -notes: "Active" } ] #currentLocale: "en_US" #currentTranslation: null #fallbackLocale: "en_US" #variantSelectionMethod: "match" #productTaxons: Doctrine\ORM\PersistentCollection {#7533 …} #channels: Doctrine\ORM\PersistentCollection {#7627 …} #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …} #reviews: Doctrine\ORM\PersistentCollection {#7612 …} #averageRating: 0.0 #images: Doctrine\ORM\PersistentCollection {#7644 …} -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …} -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7389 …} -apiLastModifiedAt: DateTime @1754517600 {#7317 : 2025-08-07 00:00:00.0 Europe/Paris (+02:00) } -lastUpdatedAt: DateTime @1697493600 {#7292 : 2023-10-17 00:00:00.0 Europe/Paris (+02:00) } -author: "" -publishedAt: DateTime @1697580000 {#7318 : 2023-10-18 00:00:00.0 Europe/Paris (+02:00) } -releasedAt: null -confirmedAt: null -canceledAt: null -edition: null -coreDocument: "61691-1-1" -bookCollection: "" -pageCount: 678 -documents: Doctrine\ORM\PersistentCollection {#7464 …} -favorites: Doctrine\ORM\PersistentCollection {#7499 …} } +label: "Most Recent" +icon: "check-xs" -mostRecentAttributeCode: "most_recent" -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …} } |
|||
| ProductState | App\Twig\Components\ProductState | 74.0 MiB | 0.23 ms | |
|---|---|---|---|---|
| Input props | [ "product" => App\Entity\Product\Product {#100295 #id: 10912 #code: "IEEE00005274" #attributes: Doctrine\ORM\PersistentCollection {#100278 …} #variants: Doctrine\ORM\PersistentCollection {#100275 …} #options: Doctrine\ORM\PersistentCollection {#100271 …} #associations: Doctrine\ORM\PersistentCollection {#100273 …} #createdAt: DateTime @1751039361 {#100263 : 2025-06-27 17:49:21.0 Europe/Paris (+02:00) } #updatedAt: DateTime @1754608190 {#100276 : 2025-08-08 01:09:50.0 Europe/Paris (+02:00) } #enabled: true #translations: Doctrine\ORM\PersistentCollection {#100289 …} #translationsCache: [ "en_US" => App\Entity\Product\ProductTranslation {#100485 #locale: "en_US" #translatable: App\Entity\Product\Product {#100295} #id: 38657 #name: "IEEE/IEC 61691-1-1:2011" #slug: "ieee-iec-61691-1-1-2011-ieee00005274-242564" #description: """ Revision Standard - Superseded.<br />\n Adoption of IEEE Std 1076-2008. VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language. (Superseded by IEEE C95.1-2019)<br />\n \t\t\t\t """ #metaKeywords: null #metaDescription: null #shortDescription: "IEC/IEEE International Standard - Behavioural languages - Part 1-1: VHDL Language Reference Manual" -notes: "Superseded" } ] #currentLocale: "en_US" #currentTranslation: null #fallbackLocale: "en_US" #variantSelectionMethod: "match" #productTaxons: Doctrine\ORM\PersistentCollection {#100286 …} #channels: Doctrine\ORM\PersistentCollection {#100280 …} #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …} #reviews: Doctrine\ORM\PersistentCollection {#100284 …} #averageRating: 0.0 #images: Doctrine\ORM\PersistentCollection {#100282 …} -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …} -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100296 …} -apiLastModifiedAt: DateTime @1754517600 {#100303 : 2025-08-07 00:00:00.0 Europe/Paris (+02:00) } -lastUpdatedAt: DateTime @1578006000 {#100307 : 2020-01-03 00:00:00.0 Europe/Paris (+01:00) } -author: "" -publishedAt: DateTime @1305756000 {#100261 : 2011-05-19 00:00:00.0 Europe/Paris (+02:00) } -releasedAt: null -confirmedAt: null -canceledAt: null -edition: null -coreDocument: "61691-1-1" -bookCollection: "" -pageCount: 648 -documents: Doctrine\ORM\PersistentCollection {#100293 …} -favorites: Doctrine\ORM\PersistentCollection {#100291 …} } "showFullLabel" => "true" ] |
|||
| Attributes | [ "showFullLabel" => "true" ] |
|||
| Component | App\Twig\Components\ProductState {#100500 +product: App\Entity\Product\Product {#100295 #id: 10912 #code: "IEEE00005274" #attributes: Doctrine\ORM\PersistentCollection {#100278 …} #variants: Doctrine\ORM\PersistentCollection {#100275 …} #options: Doctrine\ORM\PersistentCollection {#100271 …} #associations: Doctrine\ORM\PersistentCollection {#100273 …} #createdAt: DateTime @1751039361 {#100263 : 2025-06-27 17:49:21.0 Europe/Paris (+02:00) } #updatedAt: DateTime @1754608190 {#100276 : 2025-08-08 01:09:50.0 Europe/Paris (+02:00) } #enabled: true #translations: Doctrine\ORM\PersistentCollection {#100289 …} #translationsCache: [ "en_US" => App\Entity\Product\ProductTranslation {#100485 #locale: "en_US" #translatable: App\Entity\Product\Product {#100295} #id: 38657 #name: "IEEE/IEC 61691-1-1:2011" #slug: "ieee-iec-61691-1-1-2011-ieee00005274-242564" #description: """ Revision Standard - Superseded.<br />\n Adoption of IEEE Std 1076-2008. VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language. (Superseded by IEEE C95.1-2019)<br />\n \t\t\t\t """ #metaKeywords: null #metaDescription: null #shortDescription: "IEC/IEEE International Standard - Behavioural languages - Part 1-1: VHDL Language Reference Manual" -notes: "Superseded" } ] #currentLocale: "en_US" #currentTranslation: null #fallbackLocale: "en_US" #variantSelectionMethod: "match" #productTaxons: Doctrine\ORM\PersistentCollection {#100286 …} #channels: Doctrine\ORM\PersistentCollection {#100280 …} #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …} #reviews: Doctrine\ORM\PersistentCollection {#100284 …} #averageRating: 0.0 #images: Doctrine\ORM\PersistentCollection {#100282 …} -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …} -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100296 …} -apiLastModifiedAt: DateTime @1754517600 {#100303 : 2025-08-07 00:00:00.0 Europe/Paris (+02:00) } -lastUpdatedAt: DateTime @1578006000 {#100307 : 2020-01-03 00:00:00.0 Europe/Paris (+01:00) } -author: "" -publishedAt: DateTime @1305756000 {#100261 : 2011-05-19 00:00:00.0 Europe/Paris (+02:00) } -releasedAt: null -confirmedAt: null -canceledAt: null -edition: null -coreDocument: "61691-1-1" -bookCollection: "" -pageCount: 648 -documents: Doctrine\ORM\PersistentCollection {#100293 …} -favorites: Doctrine\ORM\PersistentCollection {#100291 …} } +appearance: "state-suspended" +labels: [ "Superseded" ] -stateAttributeCode: "state" -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …} } |
|||
| ProductMostRecent | App\Twig\Components\ProductMostRecent | 74.0 MiB | 0.98 ms | |
|---|---|---|---|---|
| Input props | [ "product" => App\Entity\Product\Product {#100295 #id: 10912 #code: "IEEE00005274" #attributes: Doctrine\ORM\PersistentCollection {#100278 …} #variants: Doctrine\ORM\PersistentCollection {#100275 …} #options: Doctrine\ORM\PersistentCollection {#100271 …} #associations: Doctrine\ORM\PersistentCollection {#100273 …} #createdAt: DateTime @1751039361 {#100263 : 2025-06-27 17:49:21.0 Europe/Paris (+02:00) } #updatedAt: DateTime @1754608190 {#100276 : 2025-08-08 01:09:50.0 Europe/Paris (+02:00) } #enabled: true #translations: Doctrine\ORM\PersistentCollection {#100289 …} #translationsCache: [ "en_US" => App\Entity\Product\ProductTranslation {#100485 #locale: "en_US" #translatable: App\Entity\Product\Product {#100295} #id: 38657 #name: "IEEE/IEC 61691-1-1:2011" #slug: "ieee-iec-61691-1-1-2011-ieee00005274-242564" #description: """ Revision Standard - Superseded.<br />\n Adoption of IEEE Std 1076-2008. VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language. (Superseded by IEEE C95.1-2019)<br />\n \t\t\t\t """ #metaKeywords: null #metaDescription: null #shortDescription: "IEC/IEEE International Standard - Behavioural languages - Part 1-1: VHDL Language Reference Manual" -notes: "Superseded" } ] #currentLocale: "en_US" #currentTranslation: null #fallbackLocale: "en_US" #variantSelectionMethod: "match" #productTaxons: Doctrine\ORM\PersistentCollection {#100286 …} #channels: Doctrine\ORM\PersistentCollection {#100280 …} #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …} #reviews: Doctrine\ORM\PersistentCollection {#100284 …} #averageRating: 0.0 #images: Doctrine\ORM\PersistentCollection {#100282 …} -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …} -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100296 …} -apiLastModifiedAt: DateTime @1754517600 {#100303 : 2025-08-07 00:00:00.0 Europe/Paris (+02:00) } -lastUpdatedAt: DateTime @1578006000 {#100307 : 2020-01-03 00:00:00.0 Europe/Paris (+01:00) } -author: "" -publishedAt: DateTime @1305756000 {#100261 : 2011-05-19 00:00:00.0 Europe/Paris (+02:00) } -releasedAt: null -confirmedAt: null -canceledAt: null -edition: null -coreDocument: "61691-1-1" -bookCollection: "" -pageCount: 648 -documents: Doctrine\ORM\PersistentCollection {#100293 …} -favorites: Doctrine\ORM\PersistentCollection {#100291 …} } ] |
|||
| Attributes | [] |
|||
| Component | App\Twig\Components\ProductMostRecent {#100552 +product: App\Entity\Product\Product {#100295 #id: 10912 #code: "IEEE00005274" #attributes: Doctrine\ORM\PersistentCollection {#100278 …} #variants: Doctrine\ORM\PersistentCollection {#100275 …} #options: Doctrine\ORM\PersistentCollection {#100271 …} #associations: Doctrine\ORM\PersistentCollection {#100273 …} #createdAt: DateTime @1751039361 {#100263 : 2025-06-27 17:49:21.0 Europe/Paris (+02:00) } #updatedAt: DateTime @1754608190 {#100276 : 2025-08-08 01:09:50.0 Europe/Paris (+02:00) } #enabled: true #translations: Doctrine\ORM\PersistentCollection {#100289 …} #translationsCache: [ "en_US" => App\Entity\Product\ProductTranslation {#100485 #locale: "en_US" #translatable: App\Entity\Product\Product {#100295} #id: 38657 #name: "IEEE/IEC 61691-1-1:2011" #slug: "ieee-iec-61691-1-1-2011-ieee00005274-242564" #description: """ Revision Standard - Superseded.<br />\n Adoption of IEEE Std 1076-2008. VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language. (Superseded by IEEE C95.1-2019)<br />\n \t\t\t\t """ #metaKeywords: null #metaDescription: null #shortDescription: "IEC/IEEE International Standard - Behavioural languages - Part 1-1: VHDL Language Reference Manual" -notes: "Superseded" } ] #currentLocale: "en_US" #currentTranslation: null #fallbackLocale: "en_US" #variantSelectionMethod: "match" #productTaxons: Doctrine\ORM\PersistentCollection {#100286 …} #channels: Doctrine\ORM\PersistentCollection {#100280 …} #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …} #reviews: Doctrine\ORM\PersistentCollection {#100284 …} #averageRating: 0.0 #images: Doctrine\ORM\PersistentCollection {#100282 …} -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …} -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100296 …} -apiLastModifiedAt: DateTime @1754517600 {#100303 : 2025-08-07 00:00:00.0 Europe/Paris (+02:00) } -lastUpdatedAt: DateTime @1578006000 {#100307 : 2020-01-03 00:00:00.0 Europe/Paris (+01:00) } -author: "" -publishedAt: DateTime @1305756000 {#100261 : 2011-05-19 00:00:00.0 Europe/Paris (+02:00) } -releasedAt: null -confirmedAt: null -canceledAt: null -edition: null -coreDocument: "61691-1-1" -bookCollection: "" -pageCount: 648 -documents: Doctrine\ORM\PersistentCollection {#100293 …} -favorites: Doctrine\ORM\PersistentCollection {#100291 …} } +label: "Historical" +icon: "historical" -mostRecentAttributeCode: "most_recent" -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …} } |
|||
| ProductState | App\Twig\Components\ProductState | 74.0 MiB | 0.15 ms | |
|---|---|---|---|---|
| Input props | [ "product" => App\Entity\Product\Product {#100264 #id: 10106 #code: "IEEE00003645" #attributes: Doctrine\ORM\PersistentCollection {#100330 …} #variants: Doctrine\ORM\PersistentCollection {#100322 …} #options: Doctrine\ORM\PersistentCollection {#100327 …} #associations: Doctrine\ORM\PersistentCollection {#100328 …} #createdAt: DateTime @1751038820 {#100268 : 2025-06-27 17:40:20.0 Europe/Paris (+02:00) } #updatedAt: DateTime @1754607004 {#100267 : 2025-08-08 00:50:04.0 Europe/Paris (+02:00) } #enabled: true #translations: Doctrine\ORM\PersistentCollection {#100345 …} #translationsCache: [ "en_US" => App\Entity\Product\ProductTranslation {#100618 #locale: "en_US" #translatable: App\Entity\Product\Product {#100264} #id: 35433 #name: "IEEE/IEC 61691-1-1:2004" #slug: "ieee-iec-61691-1-1-2004-ieee00003645-241758" #description: """ New IEEE Standard - Superseded.<br />\n Adoption of IEEE Std 1076-2002. VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.<br />\n \t\t\t\t """ #metaKeywords: null #metaDescription: null #shortDescription: "IEC 61691-1-1 Ed.1 (IEEE Std 1076(TM)-2002): Behavioural Languages - Part 1-1: VHDL Language Reference Manual" -notes: "Superseded" } ] #currentLocale: "en_US" #currentTranslation: null #fallbackLocale: "en_US" #variantSelectionMethod: "match" #productTaxons: Doctrine\ORM\PersistentCollection {#100340 …} #channels: Doctrine\ORM\PersistentCollection {#100336 …} #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …} #reviews: Doctrine\ORM\PersistentCollection {#100331 …} #averageRating: 0.0 #images: Doctrine\ORM\PersistentCollection {#100337 …} -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …} -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100338 …} -apiLastModifiedAt: DateTime @1754517600 {#100266 : 2025-08-07 00:00:00.0 Europe/Paris (+02:00) } -lastUpdatedAt: DateTime @1578006000 {#100265 : 2020-01-03 00:00:00.0 Europe/Paris (+01:00) } -author: "" -publishedAt: DateTime @1100473200 {#100259 : 2004-11-15 00:00:00.0 Europe/Paris (+01:00) } -releasedAt: null -confirmedAt: null -canceledAt: null -edition: null -coreDocument: "61691-1-1" -bookCollection: "" -pageCount: 308 -documents: Doctrine\ORM\PersistentCollection {#100325 …} -favorites: Doctrine\ORM\PersistentCollection {#100306 …} } "showFullLabel" => "true" ] |
|||
| Attributes | [ "showFullLabel" => "true" ] |
|||
| Component | App\Twig\Components\ProductState {#100633 +product: App\Entity\Product\Product {#100264 #id: 10106 #code: "IEEE00003645" #attributes: Doctrine\ORM\PersistentCollection {#100330 …} #variants: Doctrine\ORM\PersistentCollection {#100322 …} #options: Doctrine\ORM\PersistentCollection {#100327 …} #associations: Doctrine\ORM\PersistentCollection {#100328 …} #createdAt: DateTime @1751038820 {#100268 : 2025-06-27 17:40:20.0 Europe/Paris (+02:00) } #updatedAt: DateTime @1754607004 {#100267 : 2025-08-08 00:50:04.0 Europe/Paris (+02:00) } #enabled: true #translations: Doctrine\ORM\PersistentCollection {#100345 …} #translationsCache: [ "en_US" => App\Entity\Product\ProductTranslation {#100618 #locale: "en_US" #translatable: App\Entity\Product\Product {#100264} #id: 35433 #name: "IEEE/IEC 61691-1-1:2004" #slug: "ieee-iec-61691-1-1-2004-ieee00003645-241758" #description: """ New IEEE Standard - Superseded.<br />\n Adoption of IEEE Std 1076-2002. VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.<br />\n \t\t\t\t """ #metaKeywords: null #metaDescription: null #shortDescription: "IEC 61691-1-1 Ed.1 (IEEE Std 1076(TM)-2002): Behavioural Languages - Part 1-1: VHDL Language Reference Manual" -notes: "Superseded" } ] #currentLocale: "en_US" #currentTranslation: null #fallbackLocale: "en_US" #variantSelectionMethod: "match" #productTaxons: Doctrine\ORM\PersistentCollection {#100340 …} #channels: Doctrine\ORM\PersistentCollection {#100336 …} #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …} #reviews: Doctrine\ORM\PersistentCollection {#100331 …} #averageRating: 0.0 #images: Doctrine\ORM\PersistentCollection {#100337 …} -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …} -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100338 …} -apiLastModifiedAt: DateTime @1754517600 {#100266 : 2025-08-07 00:00:00.0 Europe/Paris (+02:00) } -lastUpdatedAt: DateTime @1578006000 {#100265 : 2020-01-03 00:00:00.0 Europe/Paris (+01:00) } -author: "" -publishedAt: DateTime @1100473200 {#100259 : 2004-11-15 00:00:00.0 Europe/Paris (+01:00) } -releasedAt: null -confirmedAt: null -canceledAt: null -edition: null -coreDocument: "61691-1-1" -bookCollection: "" -pageCount: 308 -documents: Doctrine\ORM\PersistentCollection {#100325 …} -favorites: Doctrine\ORM\PersistentCollection {#100306 …} } +appearance: "state-suspended" +labels: [ "Superseded" ] -stateAttributeCode: "state" -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …} } |
|||
| ProductMostRecent | App\Twig\Components\ProductMostRecent | 74.0 MiB | 0.60 ms | |
|---|---|---|---|---|
| Input props | [ "product" => App\Entity\Product\Product {#100264 #id: 10106 #code: "IEEE00003645" #attributes: Doctrine\ORM\PersistentCollection {#100330 …} #variants: Doctrine\ORM\PersistentCollection {#100322 …} #options: Doctrine\ORM\PersistentCollection {#100327 …} #associations: Doctrine\ORM\PersistentCollection {#100328 …} #createdAt: DateTime @1751038820 {#100268 : 2025-06-27 17:40:20.0 Europe/Paris (+02:00) } #updatedAt: DateTime @1754607004 {#100267 : 2025-08-08 00:50:04.0 Europe/Paris (+02:00) } #enabled: true #translations: Doctrine\ORM\PersistentCollection {#100345 …} #translationsCache: [ "en_US" => App\Entity\Product\ProductTranslation {#100618 #locale: "en_US" #translatable: App\Entity\Product\Product {#100264} #id: 35433 #name: "IEEE/IEC 61691-1-1:2004" #slug: "ieee-iec-61691-1-1-2004-ieee00003645-241758" #description: """ New IEEE Standard - Superseded.<br />\n Adoption of IEEE Std 1076-2002. VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.<br />\n \t\t\t\t """ #metaKeywords: null #metaDescription: null #shortDescription: "IEC 61691-1-1 Ed.1 (IEEE Std 1076(TM)-2002): Behavioural Languages - Part 1-1: VHDL Language Reference Manual" -notes: "Superseded" } ] #currentLocale: "en_US" #currentTranslation: null #fallbackLocale: "en_US" #variantSelectionMethod: "match" #productTaxons: Doctrine\ORM\PersistentCollection {#100340 …} #channels: Doctrine\ORM\PersistentCollection {#100336 …} #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …} #reviews: Doctrine\ORM\PersistentCollection {#100331 …} #averageRating: 0.0 #images: Doctrine\ORM\PersistentCollection {#100337 …} -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …} -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100338 …} -apiLastModifiedAt: DateTime @1754517600 {#100266 : 2025-08-07 00:00:00.0 Europe/Paris (+02:00) } -lastUpdatedAt: DateTime @1578006000 {#100265 : 2020-01-03 00:00:00.0 Europe/Paris (+01:00) } -author: "" -publishedAt: DateTime @1100473200 {#100259 : 2004-11-15 00:00:00.0 Europe/Paris (+01:00) } -releasedAt: null -confirmedAt: null -canceledAt: null -edition: null -coreDocument: "61691-1-1" -bookCollection: "" -pageCount: 308 -documents: Doctrine\ORM\PersistentCollection {#100325 …} -favorites: Doctrine\ORM\PersistentCollection {#100306 …} } ] |
|||
| Attributes | [] |
|||
| Component | App\Twig\Components\ProductMostRecent {#100685 +product: App\Entity\Product\Product {#100264 #id: 10106 #code: "IEEE00003645" #attributes: Doctrine\ORM\PersistentCollection {#100330 …} #variants: Doctrine\ORM\PersistentCollection {#100322 …} #options: Doctrine\ORM\PersistentCollection {#100327 …} #associations: Doctrine\ORM\PersistentCollection {#100328 …} #createdAt: DateTime @1751038820 {#100268 : 2025-06-27 17:40:20.0 Europe/Paris (+02:00) } #updatedAt: DateTime @1754607004 {#100267 : 2025-08-08 00:50:04.0 Europe/Paris (+02:00) } #enabled: true #translations: Doctrine\ORM\PersistentCollection {#100345 …} #translationsCache: [ "en_US" => App\Entity\Product\ProductTranslation {#100618 #locale: "en_US" #translatable: App\Entity\Product\Product {#100264} #id: 35433 #name: "IEEE/IEC 61691-1-1:2004" #slug: "ieee-iec-61691-1-1-2004-ieee00003645-241758" #description: """ New IEEE Standard - Superseded.<br />\n Adoption of IEEE Std 1076-2002. VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.<br />\n \t\t\t\t """ #metaKeywords: null #metaDescription: null #shortDescription: "IEC 61691-1-1 Ed.1 (IEEE Std 1076(TM)-2002): Behavioural Languages - Part 1-1: VHDL Language Reference Manual" -notes: "Superseded" } ] #currentLocale: "en_US" #currentTranslation: null #fallbackLocale: "en_US" #variantSelectionMethod: "match" #productTaxons: Doctrine\ORM\PersistentCollection {#100340 …} #channels: Doctrine\ORM\PersistentCollection {#100336 …} #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …} #reviews: Doctrine\ORM\PersistentCollection {#100331 …} #averageRating: 0.0 #images: Doctrine\ORM\PersistentCollection {#100337 …} -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …} -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100338 …} -apiLastModifiedAt: DateTime @1754517600 {#100266 : 2025-08-07 00:00:00.0 Europe/Paris (+02:00) } -lastUpdatedAt: DateTime @1578006000 {#100265 : 2020-01-03 00:00:00.0 Europe/Paris (+01:00) } -author: "" -publishedAt: DateTime @1100473200 {#100259 : 2004-11-15 00:00:00.0 Europe/Paris (+01:00) } -releasedAt: null -confirmedAt: null -canceledAt: null -edition: null -coreDocument: "61691-1-1" -bookCollection: "" -pageCount: 308 -documents: Doctrine\ORM\PersistentCollection {#100325 …} -favorites: Doctrine\ORM\PersistentCollection {#100306 …} } +label: "Historical" +icon: "historical" -mostRecentAttributeCode: "most_recent" -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …} } |
|||
| ProductCard | App\Twig\Components\ProductCard | 96.0 MiB | 14.10 ms | |
|---|---|---|---|---|
| Input props | [ "product" => App\Entity\Product\Product {#121953 #id: 10851 #code: "IEEE00005179" #attributes: Doctrine\ORM\PersistentCollection {#121977 …} #variants: Doctrine\ORM\PersistentCollection {#121975 …} #options: Doctrine\ORM\PersistentCollection {#121970 …} #associations: Doctrine\ORM\PersistentCollection {#121973 …} #createdAt: DateTime @1751039323 {#121966 : 2025-06-27 17:48:43.0 Europe/Paris (+02:00) } #updatedAt: DateTime @1754608190 {#121959 : 2025-08-08 01:09:50.0 Europe/Paris (+02:00) } #enabled: true #translations: Doctrine\ORM\PersistentCollection {#121988 …} #translationsCache: [ "en_US" => App\Entity\Product\ProductTranslation {#122088 #locale: "en_US" #translatable: App\Entity\Product\Product {#121953} #id: 38413 #name: "IEEE 1076:2019" #slug: "ieee-1076-2019-ieee00005179-242503" #description: """ Revision Standard - Active.<br />\n VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.<br />\n \t\t\t\t<br />\n This standard defines the syntax and semantics of the VHSIC Hardware Description Language (VHDL). The acronym VHSIC (Very High Speed Integrated Circuits) in the language’s name comes from the U.S. government program that funded early work on the standard.<br />\n VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Since it is both machine and human readable, it supports the design, development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. This document is intended for the implementers of tools supporting the language and for advanced users of the language. """ #metaKeywords: null #metaDescription: null #shortDescription: "IEEE Standard for VHDL Language Reference Manual" -notes: "Active" } ] #currentLocale: "en_US" #currentTranslation: null #fallbackLocale: "en_US" #variantSelectionMethod: "match" #productTaxons: Doctrine\ORM\PersistentCollection {#121986 …} #channels: Doctrine\ORM\PersistentCollection {#121979 …} #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …} #reviews: Doctrine\ORM\PersistentCollection {#121983 …} #averageRating: 0.0 #images: Doctrine\ORM\PersistentCollection {#121981 …} -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …} -subscriptionCollections: Doctrine\ORM\PersistentCollection {#121993 …} -apiLastModifiedAt: DateTime @1754517600 {#121952 : 2025-08-07 00:00:00.0 Europe/Paris (+02:00) } -lastUpdatedAt: DateTime @1636326000 {#122001 : 2021-11-08 00:00:00.0 Europe/Paris (+01:00) } -author: "" -publishedAt: DateTime @1577055600 {#121972 : 2019-12-23 00:00:00.0 Europe/Paris (+01:00) } -releasedAt: null -confirmedAt: null -canceledAt: null -edition: null -coreDocument: "1076" -bookCollection: "" -pageCount: 673 -documents: Doctrine\ORM\PersistentCollection {#121992 …} -favorites: Doctrine\ORM\PersistentCollection {#121990 …} } "layout" => "vertical" "showPrice" => true "showStatusBadges" => true "additionalClasses" => "product__teaser--with-grey-border" "hasStretchedLink" => true "hoverType" => "shadow" "linkLabel" => "See more" ] |
|||
| Attributes | [] |
|||
| Component | App\Twig\Components\ProductCard {#122045 +product: App\Entity\Product\Product {#121953 #id: 10851 #code: "IEEE00005179" #attributes: Doctrine\ORM\PersistentCollection {#121977 …} #variants: Doctrine\ORM\PersistentCollection {#121975 …} #options: Doctrine\ORM\PersistentCollection {#121970 …} #associations: Doctrine\ORM\PersistentCollection {#121973 …} #createdAt: DateTime @1751039323 {#121966 : 2025-06-27 17:48:43.0 Europe/Paris (+02:00) } #updatedAt: DateTime @1754608190 {#121959 : 2025-08-08 01:09:50.0 Europe/Paris (+02:00) } #enabled: true #translations: Doctrine\ORM\PersistentCollection {#121988 …} #translationsCache: [ "en_US" => App\Entity\Product\ProductTranslation {#122088 #locale: "en_US" #translatable: App\Entity\Product\Product {#121953} #id: 38413 #name: "IEEE 1076:2019" #slug: "ieee-1076-2019-ieee00005179-242503" #description: """ Revision Standard - Active.<br />\n VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.<br />\n \t\t\t\t<br />\n This standard defines the syntax and semantics of the VHSIC Hardware Description Language (VHDL). The acronym VHSIC (Very High Speed Integrated Circuits) in the language’s name comes from the U.S. government program that funded early work on the standard.<br />\n VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Since it is both machine and human readable, it supports the design, development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. This document is intended for the implementers of tools supporting the language and for advanced users of the language. """ #metaKeywords: null #metaDescription: null #shortDescription: "IEEE Standard for VHDL Language Reference Manual" -notes: "Active" } ] #currentLocale: "en_US" #currentTranslation: null #fallbackLocale: "en_US" #variantSelectionMethod: "match" #productTaxons: Doctrine\ORM\PersistentCollection {#121986 …} #channels: Doctrine\ORM\PersistentCollection {#121979 …} #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …} #reviews: Doctrine\ORM\PersistentCollection {#121983 …} #averageRating: 0.0 #images: Doctrine\ORM\PersistentCollection {#121981 …} -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …} -subscriptionCollections: Doctrine\ORM\PersistentCollection {#121993 …} -apiLastModifiedAt: DateTime @1754517600 {#121952 : 2025-08-07 00:00:00.0 Europe/Paris (+02:00) } -lastUpdatedAt: DateTime @1636326000 {#122001 : 2021-11-08 00:00:00.0 Europe/Paris (+01:00) } -author: "" -publishedAt: DateTime @1577055600 {#121972 : 2019-12-23 00:00:00.0 Europe/Paris (+01:00) } -releasedAt: null -confirmedAt: null -canceledAt: null -edition: null -coreDocument: "1076" -bookCollection: "" -pageCount: 673 -documents: Doctrine\ORM\PersistentCollection {#121992 …} -favorites: Doctrine\ORM\PersistentCollection {#121990 …} } +layout: "vertical" +showPrice: true +showStatusBadges: true +additionalClasses: "product__teaser--with-grey-border" +linkLabel: "See more" +imageFilter: "product_thumbnail_teaser" +hasStretchedLink: true +backgroundColor: "white" +hoverType: "shadow" } |
|||
| ProductState | App\Twig\Components\ProductState | 96.0 MiB | 0.18 ms | |
|---|---|---|---|---|
| Input props | [ "product" => App\Entity\Product\Product {#121953 #id: 10851 #code: "IEEE00005179" #attributes: Doctrine\ORM\PersistentCollection {#121977 …} #variants: Doctrine\ORM\PersistentCollection {#121975 …} #options: Doctrine\ORM\PersistentCollection {#121970 …} #associations: Doctrine\ORM\PersistentCollection {#121973 …} #createdAt: DateTime @1751039323 {#121966 : 2025-06-27 17:48:43.0 Europe/Paris (+02:00) } #updatedAt: DateTime @1754608190 {#121959 : 2025-08-08 01:09:50.0 Europe/Paris (+02:00) } #enabled: true #translations: Doctrine\ORM\PersistentCollection {#121988 …} #translationsCache: [ "en_US" => App\Entity\Product\ProductTranslation {#122088 #locale: "en_US" #translatable: App\Entity\Product\Product {#121953} #id: 38413 #name: "IEEE 1076:2019" #slug: "ieee-1076-2019-ieee00005179-242503" #description: """ Revision Standard - Active.<br />\n VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.<br />\n \t\t\t\t<br />\n This standard defines the syntax and semantics of the VHSIC Hardware Description Language (VHDL). The acronym VHSIC (Very High Speed Integrated Circuits) in the language’s name comes from the U.S. government program that funded early work on the standard.<br />\n VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Since it is both machine and human readable, it supports the design, development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. This document is intended for the implementers of tools supporting the language and for advanced users of the language. """ #metaKeywords: null #metaDescription: null #shortDescription: "IEEE Standard for VHDL Language Reference Manual" -notes: "Active" } ] #currentLocale: "en_US" #currentTranslation: null #fallbackLocale: "en_US" #variantSelectionMethod: "match" #productTaxons: Doctrine\ORM\PersistentCollection {#121986 …} #channels: Doctrine\ORM\PersistentCollection {#121979 …} #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …} #reviews: Doctrine\ORM\PersistentCollection {#121983 …} #averageRating: 0.0 #images: Doctrine\ORM\PersistentCollection {#121981 …} -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …} -subscriptionCollections: Doctrine\ORM\PersistentCollection {#121993 …} -apiLastModifiedAt: DateTime @1754517600 {#121952 : 2025-08-07 00:00:00.0 Europe/Paris (+02:00) } -lastUpdatedAt: DateTime @1636326000 {#122001 : 2021-11-08 00:00:00.0 Europe/Paris (+01:00) } -author: "" -publishedAt: DateTime @1577055600 {#121972 : 2019-12-23 00:00:00.0 Europe/Paris (+01:00) } -releasedAt: null -confirmedAt: null -canceledAt: null -edition: null -coreDocument: "1076" -bookCollection: "" -pageCount: 673 -documents: Doctrine\ORM\PersistentCollection {#121992 …} -favorites: Doctrine\ORM\PersistentCollection {#121990 …} } ] |
|||
| Attributes | [ "showFullLabel" => false ] |
|||
| Component | App\Twig\Components\ProductState {#122090 +product: App\Entity\Product\Product {#121953 #id: 10851 #code: "IEEE00005179" #attributes: Doctrine\ORM\PersistentCollection {#121977 …} #variants: Doctrine\ORM\PersistentCollection {#121975 …} #options: Doctrine\ORM\PersistentCollection {#121970 …} #associations: Doctrine\ORM\PersistentCollection {#121973 …} #createdAt: DateTime @1751039323 {#121966 : 2025-06-27 17:48:43.0 Europe/Paris (+02:00) } #updatedAt: DateTime @1754608190 {#121959 : 2025-08-08 01:09:50.0 Europe/Paris (+02:00) } #enabled: true #translations: Doctrine\ORM\PersistentCollection {#121988 …} #translationsCache: [ "en_US" => App\Entity\Product\ProductTranslation {#122088 #locale: "en_US" #translatable: App\Entity\Product\Product {#121953} #id: 38413 #name: "IEEE 1076:2019" #slug: "ieee-1076-2019-ieee00005179-242503" #description: """ Revision Standard - Active.<br />\n VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.<br />\n \t\t\t\t<br />\n This standard defines the syntax and semantics of the VHSIC Hardware Description Language (VHDL). The acronym VHSIC (Very High Speed Integrated Circuits) in the language’s name comes from the U.S. government program that funded early work on the standard.<br />\n VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Since it is both machine and human readable, it supports the design, development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. This document is intended for the implementers of tools supporting the language and for advanced users of the language. """ #metaKeywords: null #metaDescription: null #shortDescription: "IEEE Standard for VHDL Language Reference Manual" -notes: "Active" } ] #currentLocale: "en_US" #currentTranslation: null #fallbackLocale: "en_US" #variantSelectionMethod: "match" #productTaxons: Doctrine\ORM\PersistentCollection {#121986 …} #channels: Doctrine\ORM\PersistentCollection {#121979 …} #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …} #reviews: Doctrine\ORM\PersistentCollection {#121983 …} #averageRating: 0.0 #images: Doctrine\ORM\PersistentCollection {#121981 …} -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …} -subscriptionCollections: Doctrine\ORM\PersistentCollection {#121993 …} -apiLastModifiedAt: DateTime @1754517600 {#121952 : 2025-08-07 00:00:00.0 Europe/Paris (+02:00) } -lastUpdatedAt: DateTime @1636326000 {#122001 : 2021-11-08 00:00:00.0 Europe/Paris (+01:00) } -author: "" -publishedAt: DateTime @1577055600 {#121972 : 2019-12-23 00:00:00.0 Europe/Paris (+01:00) } -releasedAt: null -confirmedAt: null -canceledAt: null -edition: null -coreDocument: "1076" -bookCollection: "" -pageCount: 673 -documents: Doctrine\ORM\PersistentCollection {#121992 …} -favorites: Doctrine\ORM\PersistentCollection {#121990 …} } +appearance: "state-active" +labels: [ "Active" ] -stateAttributeCode: "state" -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …} } |
|||
| ProductMostRecent | App\Twig\Components\ProductMostRecent | 96.0 MiB | 0.65 ms | |
|---|---|---|---|---|
| Input props | [ "product" => App\Entity\Product\Product {#121953 #id: 10851 #code: "IEEE00005179" #attributes: Doctrine\ORM\PersistentCollection {#121977 …} #variants: Doctrine\ORM\PersistentCollection {#121975 …} #options: Doctrine\ORM\PersistentCollection {#121970 …} #associations: Doctrine\ORM\PersistentCollection {#121973 …} #createdAt: DateTime @1751039323 {#121966 : 2025-06-27 17:48:43.0 Europe/Paris (+02:00) } #updatedAt: DateTime @1754608190 {#121959 : 2025-08-08 01:09:50.0 Europe/Paris (+02:00) } #enabled: true #translations: Doctrine\ORM\PersistentCollection {#121988 …} #translationsCache: [ "en_US" => App\Entity\Product\ProductTranslation {#122088 #locale: "en_US" #translatable: App\Entity\Product\Product {#121953} #id: 38413 #name: "IEEE 1076:2019" #slug: "ieee-1076-2019-ieee00005179-242503" #description: """ Revision Standard - Active.<br />\n VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.<br />\n \t\t\t\t<br />\n This standard defines the syntax and semantics of the VHSIC Hardware Description Language (VHDL). The acronym VHSIC (Very High Speed Integrated Circuits) in the language’s name comes from the U.S. government program that funded early work on the standard.<br />\n VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Since it is both machine and human readable, it supports the design, development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. This document is intended for the implementers of tools supporting the language and for advanced users of the language. """ #metaKeywords: null #metaDescription: null #shortDescription: "IEEE Standard for VHDL Language Reference Manual" -notes: "Active" } ] #currentLocale: "en_US" #currentTranslation: null #fallbackLocale: "en_US" #variantSelectionMethod: "match" #productTaxons: Doctrine\ORM\PersistentCollection {#121986 …} #channels: Doctrine\ORM\PersistentCollection {#121979 …} #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …} #reviews: Doctrine\ORM\PersistentCollection {#121983 …} #averageRating: 0.0 #images: Doctrine\ORM\PersistentCollection {#121981 …} -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …} -subscriptionCollections: Doctrine\ORM\PersistentCollection {#121993 …} -apiLastModifiedAt: DateTime @1754517600 {#121952 : 2025-08-07 00:00:00.0 Europe/Paris (+02:00) } -lastUpdatedAt: DateTime @1636326000 {#122001 : 2021-11-08 00:00:00.0 Europe/Paris (+01:00) } -author: "" -publishedAt: DateTime @1577055600 {#121972 : 2019-12-23 00:00:00.0 Europe/Paris (+01:00) } -releasedAt: null -confirmedAt: null -canceledAt: null -edition: null -coreDocument: "1076" -bookCollection: "" -pageCount: 673 -documents: Doctrine\ORM\PersistentCollection {#121992 …} -favorites: Doctrine\ORM\PersistentCollection {#121990 …} } ] |
|||
| Attributes | [] |
|||
| Component | App\Twig\Components\ProductMostRecent {#122167 +product: App\Entity\Product\Product {#121953 #id: 10851 #code: "IEEE00005179" #attributes: Doctrine\ORM\PersistentCollection {#121977 …} #variants: Doctrine\ORM\PersistentCollection {#121975 …} #options: Doctrine\ORM\PersistentCollection {#121970 …} #associations: Doctrine\ORM\PersistentCollection {#121973 …} #createdAt: DateTime @1751039323 {#121966 : 2025-06-27 17:48:43.0 Europe/Paris (+02:00) } #updatedAt: DateTime @1754608190 {#121959 : 2025-08-08 01:09:50.0 Europe/Paris (+02:00) } #enabled: true #translations: Doctrine\ORM\PersistentCollection {#121988 …} #translationsCache: [ "en_US" => App\Entity\Product\ProductTranslation {#122088 #locale: "en_US" #translatable: App\Entity\Product\Product {#121953} #id: 38413 #name: "IEEE 1076:2019" #slug: "ieee-1076-2019-ieee00005179-242503" #description: """ Revision Standard - Active.<br />\n VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.<br />\n \t\t\t\t<br />\n This standard defines the syntax and semantics of the VHSIC Hardware Description Language (VHDL). The acronym VHSIC (Very High Speed Integrated Circuits) in the language’s name comes from the U.S. government program that funded early work on the standard.<br />\n VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Since it is both machine and human readable, it supports the design, development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. This document is intended for the implementers of tools supporting the language and for advanced users of the language. """ #metaKeywords: null #metaDescription: null #shortDescription: "IEEE Standard for VHDL Language Reference Manual" -notes: "Active" } ] #currentLocale: "en_US" #currentTranslation: null #fallbackLocale: "en_US" #variantSelectionMethod: "match" #productTaxons: Doctrine\ORM\PersistentCollection {#121986 …} #channels: Doctrine\ORM\PersistentCollection {#121979 …} #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …} #reviews: Doctrine\ORM\PersistentCollection {#121983 …} #averageRating: 0.0 #images: Doctrine\ORM\PersistentCollection {#121981 …} -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …} -subscriptionCollections: Doctrine\ORM\PersistentCollection {#121993 …} -apiLastModifiedAt: DateTime @1754517600 {#121952 : 2025-08-07 00:00:00.0 Europe/Paris (+02:00) } -lastUpdatedAt: DateTime @1636326000 {#122001 : 2021-11-08 00:00:00.0 Europe/Paris (+01:00) } -author: "" -publishedAt: DateTime @1577055600 {#121972 : 2019-12-23 00:00:00.0 Europe/Paris (+01:00) } -releasedAt: null -confirmedAt: null -canceledAt: null -edition: null -coreDocument: "1076" -bookCollection: "" -pageCount: 673 -documents: Doctrine\ORM\PersistentCollection {#121992 …} -favorites: Doctrine\ORM\PersistentCollection {#121990 …} } +label: "Most Recent" +icon: "check-xs" -mostRecentAttributeCode: "most_recent" -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …} } |
|||