Components

4 Twig Components
16 Render Count
20 ms Render Time
118.0 MiB Memory Usage

Components

Name Metadata Render Count Render Time
ProductState
"App\Twig\Components\ProductState"
components/ProductState.html.twig
7 3.03ms
ProductMostRecent
"App\Twig\Components\ProductMostRecent"
components/ProductMostRecent.html.twig
7 6.45ms
ProductType
"App\Twig\Components\ProductType"
components/ProductType.html.twig
1 0.67ms
ProductCard
"App\Twig\Components\ProductCard"
components/ProductCard.html.twig
1 10.19ms

Render calls

ProductState App\Twig\Components\ProductState 94.0 MiB 1.82 ms
Input props
[
  "product" => App\Entity\Product\Product {#7311
    #id: 10496
    #code: "IEEE00004484"
    #attributes: Doctrine\ORM\PersistentCollection {#7701 …}
    #variants: Doctrine\ORM\PersistentCollection {#7744 …}
    #options: Doctrine\ORM\PersistentCollection {#7916 …}
    #associations: Doctrine\ORM\PersistentCollection {#7900 …}
    #createdAt: DateTime @1751039097 {#7274
      date: 2025-06-27 17:44:57.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#7322
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7922 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7921
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7311}
        #id: 36993
        #name: "IEEE 1149.1:2013"
        #slug: "ieee-1149-1-2013-ieee00004484-242148"
        #description: """
          Revision Standard - Inactive-Reserved.<br />\n
          Circuitry that may be built into an integrated circuit to assist in the test, maintenance and support of assembled printed circuit boards and the test of internal circuits is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards. Also, a language is defined that allows rigorous structural description of the component-specific aspects of such testability features, and a second language is defined that allows rigorous procedural description of how the testability features may be used.<br />\n
          \t\t\t\t<br />\n
          This standard defines test logic that can be included in an integrated circuit to provide standardized approaches to: Testing the interconnections between integrated circuits once they have been assembled onto a printed circuit board or other substrate - Testing the integrated circuit itself - Observing or modifying circuit activity during the component's normal operation The test logic consists of a boundary-scan register and other building blocks and is accessed through a test access port (TAP).<br />\n
          This subclause provides a general overview of the operation of a component compatible with this standard and provides a background to the detailed discussion in later clauses. The circuitry defined by this standard allows test instructions (which take control of the component outputs and observe the component inputs) and associated test data to be fed into a component and, subsequently, allows the results of execution of such instructions to be read out. All information (instructions, test data, and test results) is communicated in a serial format
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Test Access Port and Boundary-Scan Architecture"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7534 …}
    #channels: Doctrine\ORM\PersistentCollection {#7628 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7613 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7645 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7321 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1712700000 {#7292
      date: 2024-04-10 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1368396000 {#7318
      date: 2013-05-13 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1710975600 {#7316
      date: 2024-03-21 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 444
    -documents: Doctrine\ORM\PersistentCollection {#7465 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7500 …}
  }
  "showFullLabel" => "true"
]
Attributes
[
  "showFullLabel" => "true"
]
Component
App\Twig\Components\ProductState {#92998
  +product: App\Entity\Product\Product {#7311
    #id: 10496
    #code: "IEEE00004484"
    #attributes: Doctrine\ORM\PersistentCollection {#7701 …}
    #variants: Doctrine\ORM\PersistentCollection {#7744 …}
    #options: Doctrine\ORM\PersistentCollection {#7916 …}
    #associations: Doctrine\ORM\PersistentCollection {#7900 …}
    #createdAt: DateTime @1751039097 {#7274
      date: 2025-06-27 17:44:57.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#7322
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7922 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7921
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7311}
        #id: 36993
        #name: "IEEE 1149.1:2013"
        #slug: "ieee-1149-1-2013-ieee00004484-242148"
        #description: """
          Revision Standard - Inactive-Reserved.<br />\n
          Circuitry that may be built into an integrated circuit to assist in the test, maintenance and support of assembled printed circuit boards and the test of internal circuits is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards. Also, a language is defined that allows rigorous structural description of the component-specific aspects of such testability features, and a second language is defined that allows rigorous procedural description of how the testability features may be used.<br />\n
          \t\t\t\t<br />\n
          This standard defines test logic that can be included in an integrated circuit to provide standardized approaches to: Testing the interconnections between integrated circuits once they have been assembled onto a printed circuit board or other substrate - Testing the integrated circuit itself - Observing or modifying circuit activity during the component's normal operation The test logic consists of a boundary-scan register and other building blocks and is accessed through a test access port (TAP).<br />\n
          This subclause provides a general overview of the operation of a component compatible with this standard and provides a background to the detailed discussion in later clauses. The circuitry defined by this standard allows test instructions (which take control of the component outputs and observe the component inputs) and associated test data to be fed into a component and, subsequently, allows the results of execution of such instructions to be read out. All information (instructions, test data, and test results) is communicated in a serial format
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Test Access Port and Boundary-Scan Architecture"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7534 …}
    #channels: Doctrine\ORM\PersistentCollection {#7628 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7613 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7645 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7321 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1712700000 {#7292
      date: 2024-04-10 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1368396000 {#7318
      date: 2013-05-13 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1710975600 {#7316
      date: 2024-03-21 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 444
    -documents: Doctrine\ORM\PersistentCollection {#7465 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7500 …}
  }
  +appearance: "state-withdrawn"
  +labels: [
    "Withdrawn"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductType App\Twig\Components\ProductType 94.0 MiB 0.67 ms
Input props
[
  "product" => App\Entity\Product\Product {#7311
    #id: 10496
    #code: "IEEE00004484"
    #attributes: Doctrine\ORM\PersistentCollection {#7701 …}
    #variants: Doctrine\ORM\PersistentCollection {#7744 …}
    #options: Doctrine\ORM\PersistentCollection {#7916 …}
    #associations: Doctrine\ORM\PersistentCollection {#7900 …}
    #createdAt: DateTime @1751039097 {#7274
      date: 2025-06-27 17:44:57.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#7322
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7922 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7921
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7311}
        #id: 36993
        #name: "IEEE 1149.1:2013"
        #slug: "ieee-1149-1-2013-ieee00004484-242148"
        #description: """
          Revision Standard - Inactive-Reserved.<br />\n
          Circuitry that may be built into an integrated circuit to assist in the test, maintenance and support of assembled printed circuit boards and the test of internal circuits is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards. Also, a language is defined that allows rigorous structural description of the component-specific aspects of such testability features, and a second language is defined that allows rigorous procedural description of how the testability features may be used.<br />\n
          \t\t\t\t<br />\n
          This standard defines test logic that can be included in an integrated circuit to provide standardized approaches to: Testing the interconnections between integrated circuits once they have been assembled onto a printed circuit board or other substrate - Testing the integrated circuit itself - Observing or modifying circuit activity during the component's normal operation The test logic consists of a boundary-scan register and other building blocks and is accessed through a test access port (TAP).<br />\n
          This subclause provides a general overview of the operation of a component compatible with this standard and provides a background to the detailed discussion in later clauses. The circuitry defined by this standard allows test instructions (which take control of the component outputs and observe the component inputs) and associated test data to be fed into a component and, subsequently, allows the results of execution of such instructions to be read out. All information (instructions, test data, and test results) is communicated in a serial format
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Test Access Port and Boundary-Scan Architecture"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7534 …}
    #channels: Doctrine\ORM\PersistentCollection {#7628 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7613 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7645 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7321 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1712700000 {#7292
      date: 2024-04-10 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1368396000 {#7318
      date: 2013-05-13 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1710975600 {#7316
      date: 2024-03-21 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 444
    -documents: Doctrine\ORM\PersistentCollection {#7465 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7500 …}
  }
]
Attributes
[]
Component
App\Twig\Components\ProductType {#93169
  +product: App\Entity\Product\Product {#7311
    #id: 10496
    #code: "IEEE00004484"
    #attributes: Doctrine\ORM\PersistentCollection {#7701 …}
    #variants: Doctrine\ORM\PersistentCollection {#7744 …}
    #options: Doctrine\ORM\PersistentCollection {#7916 …}
    #associations: Doctrine\ORM\PersistentCollection {#7900 …}
    #createdAt: DateTime @1751039097 {#7274
      date: 2025-06-27 17:44:57.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#7322
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7922 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7921
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7311}
        #id: 36993
        #name: "IEEE 1149.1:2013"
        #slug: "ieee-1149-1-2013-ieee00004484-242148"
        #description: """
          Revision Standard - Inactive-Reserved.<br />\n
          Circuitry that may be built into an integrated circuit to assist in the test, maintenance and support of assembled printed circuit boards and the test of internal circuits is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards. Also, a language is defined that allows rigorous structural description of the component-specific aspects of such testability features, and a second language is defined that allows rigorous procedural description of how the testability features may be used.<br />\n
          \t\t\t\t<br />\n
          This standard defines test logic that can be included in an integrated circuit to provide standardized approaches to: Testing the interconnections between integrated circuits once they have been assembled onto a printed circuit board or other substrate - Testing the integrated circuit itself - Observing or modifying circuit activity during the component's normal operation The test logic consists of a boundary-scan register and other building blocks and is accessed through a test access port (TAP).<br />\n
          This subclause provides a general overview of the operation of a component compatible with this standard and provides a background to the detailed discussion in later clauses. The circuitry defined by this standard allows test instructions (which take control of the component outputs and observe the component inputs) and associated test data to be fed into a component and, subsequently, allows the results of execution of such instructions to be read out. All information (instructions, test data, and test results) is communicated in a serial format
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Test Access Port and Boundary-Scan Architecture"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7534 …}
    #channels: Doctrine\ORM\PersistentCollection {#7628 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7613 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7645 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7321 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1712700000 {#7292
      date: 2024-04-10 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1368396000 {#7318
      date: 2013-05-13 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1710975600 {#7316
      date: 2024-03-21 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 444
    -documents: Doctrine\ORM\PersistentCollection {#7465 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7500 …}
  }
  +label: "Standard"
  -typeAttributeCode: "type"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductMostRecent App\Twig\Components\ProductMostRecent 94.0 MiB 1.28 ms
Input props
[
  "product" => App\Entity\Product\Product {#7311
    #id: 10496
    #code: "IEEE00004484"
    #attributes: Doctrine\ORM\PersistentCollection {#7701 …}
    #variants: Doctrine\ORM\PersistentCollection {#7744 …}
    #options: Doctrine\ORM\PersistentCollection {#7916 …}
    #associations: Doctrine\ORM\PersistentCollection {#7900 …}
    #createdAt: DateTime @1751039097 {#7274
      date: 2025-06-27 17:44:57.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#7322
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7922 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7921
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7311}
        #id: 36993
        #name: "IEEE 1149.1:2013"
        #slug: "ieee-1149-1-2013-ieee00004484-242148"
        #description: """
          Revision Standard - Inactive-Reserved.<br />\n
          Circuitry that may be built into an integrated circuit to assist in the test, maintenance and support of assembled printed circuit boards and the test of internal circuits is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards. Also, a language is defined that allows rigorous structural description of the component-specific aspects of such testability features, and a second language is defined that allows rigorous procedural description of how the testability features may be used.<br />\n
          \t\t\t\t<br />\n
          This standard defines test logic that can be included in an integrated circuit to provide standardized approaches to: Testing the interconnections between integrated circuits once they have been assembled onto a printed circuit board or other substrate - Testing the integrated circuit itself - Observing or modifying circuit activity during the component's normal operation The test logic consists of a boundary-scan register and other building blocks and is accessed through a test access port (TAP).<br />\n
          This subclause provides a general overview of the operation of a component compatible with this standard and provides a background to the detailed discussion in later clauses. The circuitry defined by this standard allows test instructions (which take control of the component outputs and observe the component inputs) and associated test data to be fed into a component and, subsequently, allows the results of execution of such instructions to be read out. All information (instructions, test data, and test results) is communicated in a serial format
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Test Access Port and Boundary-Scan Architecture"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7534 …}
    #channels: Doctrine\ORM\PersistentCollection {#7628 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7613 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7645 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7321 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1712700000 {#7292
      date: 2024-04-10 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1368396000 {#7318
      date: 2013-05-13 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1710975600 {#7316
      date: 2024-03-21 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 444
    -documents: Doctrine\ORM\PersistentCollection {#7465 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7500 …}
  }
]
Attributes
[]
Component
App\Twig\Components\ProductMostRecent {#93244
  +product: App\Entity\Product\Product {#7311
    #id: 10496
    #code: "IEEE00004484"
    #attributes: Doctrine\ORM\PersistentCollection {#7701 …}
    #variants: Doctrine\ORM\PersistentCollection {#7744 …}
    #options: Doctrine\ORM\PersistentCollection {#7916 …}
    #associations: Doctrine\ORM\PersistentCollection {#7900 …}
    #createdAt: DateTime @1751039097 {#7274
      date: 2025-06-27 17:44:57.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#7322
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7922 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7921
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7311}
        #id: 36993
        #name: "IEEE 1149.1:2013"
        #slug: "ieee-1149-1-2013-ieee00004484-242148"
        #description: """
          Revision Standard - Inactive-Reserved.<br />\n
          Circuitry that may be built into an integrated circuit to assist in the test, maintenance and support of assembled printed circuit boards and the test of internal circuits is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards. Also, a language is defined that allows rigorous structural description of the component-specific aspects of such testability features, and a second language is defined that allows rigorous procedural description of how the testability features may be used.<br />\n
          \t\t\t\t<br />\n
          This standard defines test logic that can be included in an integrated circuit to provide standardized approaches to: Testing the interconnections between integrated circuits once they have been assembled onto a printed circuit board or other substrate - Testing the integrated circuit itself - Observing or modifying circuit activity during the component's normal operation The test logic consists of a boundary-scan register and other building blocks and is accessed through a test access port (TAP).<br />\n
          This subclause provides a general overview of the operation of a component compatible with this standard and provides a background to the detailed discussion in later clauses. The circuitry defined by this standard allows test instructions (which take control of the component outputs and observe the component inputs) and associated test data to be fed into a component and, subsequently, allows the results of execution of such instructions to be read out. All information (instructions, test data, and test results) is communicated in a serial format
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Test Access Port and Boundary-Scan Architecture"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7534 …}
    #channels: Doctrine\ORM\PersistentCollection {#7628 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7613 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7645 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7321 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1712700000 {#7292
      date: 2024-04-10 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1368396000 {#7318
      date: 2013-05-13 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1710975600 {#7316
      date: 2024-03-21 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 444
    -documents: Doctrine\ORM\PersistentCollection {#7465 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7500 …}
  }
  +label: "Most Recent"
  +icon: "check-xs"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductState App\Twig\Components\ProductState 94.0 MiB 0.28 ms
Input props
[
  "product" => App\Entity\Product\Product {#100256
    #id: 9152
    #code: "IEEE00001728"
    #attributes: Doctrine\ORM\PersistentCollection {#100237 …}
    #variants: Doctrine\ORM\PersistentCollection {#100234 …}
    #options: Doctrine\ORM\PersistentCollection {#100230 …}
    #associations: Doctrine\ORM\PersistentCollection {#100232 …}
    #createdAt: DateTime @1751038014 {#100263
      date: 2025-06-27 17:26:54.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#100236
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#100247 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#100274
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#100256}
        #id: 31617
        #name: "IEEE 1149.1:2001 (R2008)"
        #slug: "ieee-1149-1-2001-r2008-ieee00001728-240804"
        #description: """
          Revision Standard - Superseded.<br />\n
          Circuitry that may be built into an integrated circuit to assist in the test, maintenance, and support of assembled printed circuit boards is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards.<br />\n
          \t\t\t\t<br />\n
          This standard defines test logic that can be included in an integrated circuit to provide standardized approaches to<br />\n
          — testing the interconnections between integrated circuits once they have been assembled onto a<br />\n
          printed circuit board or other substrate;<br />\n
          — testing the integrated circuit itself; and<br />\n
          — observing or modifying circuit activity during the component's normal operation. The test logic consists of a boundary-scan register and other building blocks and is accessed through a Test Access Port (TAP).<br />\n
          As technology has changed, the original 1149.1 standard does not address the new needs of the end users. The purpose of this PAR is to address these new needs in the IEEE 1149.1 standard. The intended users are silicon vendors, silicon designers, board and system electronic manufacturers and test equiment manufacturers. The benefits are additional capabilities and ease-of-use of 1149.1 for the current technology of mix-signal devices, differential logic and programmable devices.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard Test Access Port and Boundary Scan Architecture"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#100245 …}
    #channels: Doctrine\ORM\PersistentCollection {#100239 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#100243 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#100241 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100254 …}
    -apiLastModifiedAt: DateTime @1754517600 {#100223
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#100262
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @995839200 {#100261
      date: 2001-07-23 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: DateTime @1206572400 {#100255
      date: 2008-03-27 00:00:00.0 Europe/Paris (+01:00)
    }
    -canceledAt: null
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 212
    -documents: Doctrine\ORM\PersistentCollection {#100252 …}
    -favorites: Doctrine\ORM\PersistentCollection {#100250 …}
  }
  "showFullLabel" => "true"
]
Attributes
[
  "showFullLabel" => "true"
]
Component
App\Twig\Components\ProductState {#100310
  +product: App\Entity\Product\Product {#100256
    #id: 9152
    #code: "IEEE00001728"
    #attributes: Doctrine\ORM\PersistentCollection {#100237 …}
    #variants: Doctrine\ORM\PersistentCollection {#100234 …}
    #options: Doctrine\ORM\PersistentCollection {#100230 …}
    #associations: Doctrine\ORM\PersistentCollection {#100232 …}
    #createdAt: DateTime @1751038014 {#100263
      date: 2025-06-27 17:26:54.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#100236
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#100247 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#100274
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#100256}
        #id: 31617
        #name: "IEEE 1149.1:2001 (R2008)"
        #slug: "ieee-1149-1-2001-r2008-ieee00001728-240804"
        #description: """
          Revision Standard - Superseded.<br />\n
          Circuitry that may be built into an integrated circuit to assist in the test, maintenance, and support of assembled printed circuit boards is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards.<br />\n
          \t\t\t\t<br />\n
          This standard defines test logic that can be included in an integrated circuit to provide standardized approaches to<br />\n
          — testing the interconnections between integrated circuits once they have been assembled onto a<br />\n
          printed circuit board or other substrate;<br />\n
          — testing the integrated circuit itself; and<br />\n
          — observing or modifying circuit activity during the component's normal operation. The test logic consists of a boundary-scan register and other building blocks and is accessed through a Test Access Port (TAP).<br />\n
          As technology has changed, the original 1149.1 standard does not address the new needs of the end users. The purpose of this PAR is to address these new needs in the IEEE 1149.1 standard. The intended users are silicon vendors, silicon designers, board and system electronic manufacturers and test equiment manufacturers. The benefits are additional capabilities and ease-of-use of 1149.1 for the current technology of mix-signal devices, differential logic and programmable devices.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard Test Access Port and Boundary Scan Architecture"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#100245 …}
    #channels: Doctrine\ORM\PersistentCollection {#100239 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#100243 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#100241 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100254 …}
    -apiLastModifiedAt: DateTime @1754517600 {#100223
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#100262
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @995839200 {#100261
      date: 2001-07-23 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: DateTime @1206572400 {#100255
      date: 2008-03-27 00:00:00.0 Europe/Paris (+01:00)
    }
    -canceledAt: null
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 212
    -documents: Doctrine\ORM\PersistentCollection {#100252 …}
    -favorites: Doctrine\ORM\PersistentCollection {#100250 …}
  }
  +appearance: "state-suspended"
  +labels: [
    "Superseded"
    "Confirmed"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductMostRecent App\Twig\Components\ProductMostRecent 94.0 MiB 1.16 ms
Input props
[
  "product" => App\Entity\Product\Product {#100256
    #id: 9152
    #code: "IEEE00001728"
    #attributes: Doctrine\ORM\PersistentCollection {#100237 …}
    #variants: Doctrine\ORM\PersistentCollection {#100234 …}
    #options: Doctrine\ORM\PersistentCollection {#100230 …}
    #associations: Doctrine\ORM\PersistentCollection {#100232 …}
    #createdAt: DateTime @1751038014 {#100263
      date: 2025-06-27 17:26:54.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#100236
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#100247 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#100274
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#100256}
        #id: 31617
        #name: "IEEE 1149.1:2001 (R2008)"
        #slug: "ieee-1149-1-2001-r2008-ieee00001728-240804"
        #description: """
          Revision Standard - Superseded.<br />\n
          Circuitry that may be built into an integrated circuit to assist in the test, maintenance, and support of assembled printed circuit boards is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards.<br />\n
          \t\t\t\t<br />\n
          This standard defines test logic that can be included in an integrated circuit to provide standardized approaches to<br />\n
          — testing the interconnections between integrated circuits once they have been assembled onto a<br />\n
          printed circuit board or other substrate;<br />\n
          — testing the integrated circuit itself; and<br />\n
          — observing or modifying circuit activity during the component's normal operation. The test logic consists of a boundary-scan register and other building blocks and is accessed through a Test Access Port (TAP).<br />\n
          As technology has changed, the original 1149.1 standard does not address the new needs of the end users. The purpose of this PAR is to address these new needs in the IEEE 1149.1 standard. The intended users are silicon vendors, silicon designers, board and system electronic manufacturers and test equiment manufacturers. The benefits are additional capabilities and ease-of-use of 1149.1 for the current technology of mix-signal devices, differential logic and programmable devices.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard Test Access Port and Boundary Scan Architecture"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#100245 …}
    #channels: Doctrine\ORM\PersistentCollection {#100239 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#100243 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#100241 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100254 …}
    -apiLastModifiedAt: DateTime @1754517600 {#100223
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#100262
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @995839200 {#100261
      date: 2001-07-23 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: DateTime @1206572400 {#100255
      date: 2008-03-27 00:00:00.0 Europe/Paris (+01:00)
    }
    -canceledAt: null
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 212
    -documents: Doctrine\ORM\PersistentCollection {#100252 …}
    -favorites: Doctrine\ORM\PersistentCollection {#100250 …}
  }
]
Attributes
[]
Component
App\Twig\Components\ProductMostRecent {#100381
  +product: App\Entity\Product\Product {#100256
    #id: 9152
    #code: "IEEE00001728"
    #attributes: Doctrine\ORM\PersistentCollection {#100237 …}
    #variants: Doctrine\ORM\PersistentCollection {#100234 …}
    #options: Doctrine\ORM\PersistentCollection {#100230 …}
    #associations: Doctrine\ORM\PersistentCollection {#100232 …}
    #createdAt: DateTime @1751038014 {#100263
      date: 2025-06-27 17:26:54.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#100236
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#100247 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#100274
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#100256}
        #id: 31617
        #name: "IEEE 1149.1:2001 (R2008)"
        #slug: "ieee-1149-1-2001-r2008-ieee00001728-240804"
        #description: """
          Revision Standard - Superseded.<br />\n
          Circuitry that may be built into an integrated circuit to assist in the test, maintenance, and support of assembled printed circuit boards is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards.<br />\n
          \t\t\t\t<br />\n
          This standard defines test logic that can be included in an integrated circuit to provide standardized approaches to<br />\n
          — testing the interconnections between integrated circuits once they have been assembled onto a<br />\n
          printed circuit board or other substrate;<br />\n
          — testing the integrated circuit itself; and<br />\n
          — observing or modifying circuit activity during the component's normal operation. The test logic consists of a boundary-scan register and other building blocks and is accessed through a Test Access Port (TAP).<br />\n
          As technology has changed, the original 1149.1 standard does not address the new needs of the end users. The purpose of this PAR is to address these new needs in the IEEE 1149.1 standard. The intended users are silicon vendors, silicon designers, board and system electronic manufacturers and test equiment manufacturers. The benefits are additional capabilities and ease-of-use of 1149.1 for the current technology of mix-signal devices, differential logic and programmable devices.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard Test Access Port and Boundary Scan Architecture"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#100245 …}
    #channels: Doctrine\ORM\PersistentCollection {#100239 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#100243 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#100241 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100254 …}
    -apiLastModifiedAt: DateTime @1754517600 {#100223
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#100262
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @995839200 {#100261
      date: 2001-07-23 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: DateTime @1206572400 {#100255
      date: 2008-03-27 00:00:00.0 Europe/Paris (+01:00)
    }
    -canceledAt: null
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 212
    -documents: Doctrine\ORM\PersistentCollection {#100252 …}
    -favorites: Doctrine\ORM\PersistentCollection {#100250 …}
  }
  +label: "Historical"
  +icon: "historical"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductState App\Twig\Components\ProductState 98.0 MiB 0.20 ms
Input props
[
  "product" => App\Entity\Product\Product {#7311
    #id: 10496
    #code: "IEEE00004484"
    #attributes: Doctrine\ORM\PersistentCollection {#7701 …}
    #variants: Doctrine\ORM\PersistentCollection {#7744 …}
    #options: Doctrine\ORM\PersistentCollection {#7916 …}
    #associations: Doctrine\ORM\PersistentCollection {#7900 …}
    #createdAt: DateTime @1751039097 {#7274
      date: 2025-06-27 17:44:57.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#7322
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7922 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7921
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7311}
        #id: 36993
        #name: "IEEE 1149.1:2013"
        #slug: "ieee-1149-1-2013-ieee00004484-242148"
        #description: """
          Revision Standard - Inactive-Reserved.<br />\n
          Circuitry that may be built into an integrated circuit to assist in the test, maintenance and support of assembled printed circuit boards and the test of internal circuits is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards. Also, a language is defined that allows rigorous structural description of the component-specific aspects of such testability features, and a second language is defined that allows rigorous procedural description of how the testability features may be used.<br />\n
          \t\t\t\t<br />\n
          This standard defines test logic that can be included in an integrated circuit to provide standardized approaches to: Testing the interconnections between integrated circuits once they have been assembled onto a printed circuit board or other substrate - Testing the integrated circuit itself - Observing or modifying circuit activity during the component's normal operation The test logic consists of a boundary-scan register and other building blocks and is accessed through a test access port (TAP).<br />\n
          This subclause provides a general overview of the operation of a component compatible with this standard and provides a background to the detailed discussion in later clauses. The circuitry defined by this standard allows test instructions (which take control of the component outputs and observe the component inputs) and associated test data to be fed into a component and, subsequently, allows the results of execution of such instructions to be read out. All information (instructions, test data, and test results) is communicated in a serial format
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Test Access Port and Boundary-Scan Architecture"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7534 …}
    #channels: Doctrine\ORM\PersistentCollection {#7628 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7613 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7645 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7321 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1712700000 {#7292
      date: 2024-04-10 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1368396000 {#7318
      date: 2013-05-13 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1710975600 {#7316
      date: 2024-03-21 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 444
    -documents: Doctrine\ORM\PersistentCollection {#7465 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7500 …}
  }
  "showFullLabel" => "true"
]
Attributes
[
  "showFullLabel" => "true"
]
Component
App\Twig\Components\ProductState {#107036
  +product: App\Entity\Product\Product {#7311
    #id: 10496
    #code: "IEEE00004484"
    #attributes: Doctrine\ORM\PersistentCollection {#7701 …}
    #variants: Doctrine\ORM\PersistentCollection {#7744 …}
    #options: Doctrine\ORM\PersistentCollection {#7916 …}
    #associations: Doctrine\ORM\PersistentCollection {#7900 …}
    #createdAt: DateTime @1751039097 {#7274
      date: 2025-06-27 17:44:57.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#7322
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7922 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7921
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7311}
        #id: 36993
        #name: "IEEE 1149.1:2013"
        #slug: "ieee-1149-1-2013-ieee00004484-242148"
        #description: """
          Revision Standard - Inactive-Reserved.<br />\n
          Circuitry that may be built into an integrated circuit to assist in the test, maintenance and support of assembled printed circuit boards and the test of internal circuits is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards. Also, a language is defined that allows rigorous structural description of the component-specific aspects of such testability features, and a second language is defined that allows rigorous procedural description of how the testability features may be used.<br />\n
          \t\t\t\t<br />\n
          This standard defines test logic that can be included in an integrated circuit to provide standardized approaches to: Testing the interconnections between integrated circuits once they have been assembled onto a printed circuit board or other substrate - Testing the integrated circuit itself - Observing or modifying circuit activity during the component's normal operation The test logic consists of a boundary-scan register and other building blocks and is accessed through a test access port (TAP).<br />\n
          This subclause provides a general overview of the operation of a component compatible with this standard and provides a background to the detailed discussion in later clauses. The circuitry defined by this standard allows test instructions (which take control of the component outputs and observe the component inputs) and associated test data to be fed into a component and, subsequently, allows the results of execution of such instructions to be read out. All information (instructions, test data, and test results) is communicated in a serial format
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Test Access Port and Boundary-Scan Architecture"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7534 …}
    #channels: Doctrine\ORM\PersistentCollection {#7628 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7613 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7645 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7321 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1712700000 {#7292
      date: 2024-04-10 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1368396000 {#7318
      date: 2013-05-13 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1710975600 {#7316
      date: 2024-03-21 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 444
    -documents: Doctrine\ORM\PersistentCollection {#7465 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7500 …}
  }
  +appearance: "state-withdrawn"
  +labels: [
    "Withdrawn"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductMostRecent App\Twig\Components\ProductMostRecent 98.0 MiB 0.93 ms
Input props
[
  "product" => App\Entity\Product\Product {#7311
    #id: 10496
    #code: "IEEE00004484"
    #attributes: Doctrine\ORM\PersistentCollection {#7701 …}
    #variants: Doctrine\ORM\PersistentCollection {#7744 …}
    #options: Doctrine\ORM\PersistentCollection {#7916 …}
    #associations: Doctrine\ORM\PersistentCollection {#7900 …}
    #createdAt: DateTime @1751039097 {#7274
      date: 2025-06-27 17:44:57.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#7322
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7922 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7921
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7311}
        #id: 36993
        #name: "IEEE 1149.1:2013"
        #slug: "ieee-1149-1-2013-ieee00004484-242148"
        #description: """
          Revision Standard - Inactive-Reserved.<br />\n
          Circuitry that may be built into an integrated circuit to assist in the test, maintenance and support of assembled printed circuit boards and the test of internal circuits is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards. Also, a language is defined that allows rigorous structural description of the component-specific aspects of such testability features, and a second language is defined that allows rigorous procedural description of how the testability features may be used.<br />\n
          \t\t\t\t<br />\n
          This standard defines test logic that can be included in an integrated circuit to provide standardized approaches to: Testing the interconnections between integrated circuits once they have been assembled onto a printed circuit board or other substrate - Testing the integrated circuit itself - Observing or modifying circuit activity during the component's normal operation The test logic consists of a boundary-scan register and other building blocks and is accessed through a test access port (TAP).<br />\n
          This subclause provides a general overview of the operation of a component compatible with this standard and provides a background to the detailed discussion in later clauses. The circuitry defined by this standard allows test instructions (which take control of the component outputs and observe the component inputs) and associated test data to be fed into a component and, subsequently, allows the results of execution of such instructions to be read out. All information (instructions, test data, and test results) is communicated in a serial format
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Test Access Port and Boundary-Scan Architecture"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7534 …}
    #channels: Doctrine\ORM\PersistentCollection {#7628 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7613 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7645 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7321 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1712700000 {#7292
      date: 2024-04-10 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1368396000 {#7318
      date: 2013-05-13 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1710975600 {#7316
      date: 2024-03-21 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 444
    -documents: Doctrine\ORM\PersistentCollection {#7465 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7500 …}
  }
]
Attributes
[]
Component
App\Twig\Components\ProductMostRecent {#107078
  +product: App\Entity\Product\Product {#7311
    #id: 10496
    #code: "IEEE00004484"
    #attributes: Doctrine\ORM\PersistentCollection {#7701 …}
    #variants: Doctrine\ORM\PersistentCollection {#7744 …}
    #options: Doctrine\ORM\PersistentCollection {#7916 …}
    #associations: Doctrine\ORM\PersistentCollection {#7900 …}
    #createdAt: DateTime @1751039097 {#7274
      date: 2025-06-27 17:44:57.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#7322
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7922 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7921
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7311}
        #id: 36993
        #name: "IEEE 1149.1:2013"
        #slug: "ieee-1149-1-2013-ieee00004484-242148"
        #description: """
          Revision Standard - Inactive-Reserved.<br />\n
          Circuitry that may be built into an integrated circuit to assist in the test, maintenance and support of assembled printed circuit boards and the test of internal circuits is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards. Also, a language is defined that allows rigorous structural description of the component-specific aspects of such testability features, and a second language is defined that allows rigorous procedural description of how the testability features may be used.<br />\n
          \t\t\t\t<br />\n
          This standard defines test logic that can be included in an integrated circuit to provide standardized approaches to: Testing the interconnections between integrated circuits once they have been assembled onto a printed circuit board or other substrate - Testing the integrated circuit itself - Observing or modifying circuit activity during the component's normal operation The test logic consists of a boundary-scan register and other building blocks and is accessed through a test access port (TAP).<br />\n
          This subclause provides a general overview of the operation of a component compatible with this standard and provides a background to the detailed discussion in later clauses. The circuitry defined by this standard allows test instructions (which take control of the component outputs and observe the component inputs) and associated test data to be fed into a component and, subsequently, allows the results of execution of such instructions to be read out. All information (instructions, test data, and test results) is communicated in a serial format
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Test Access Port and Boundary-Scan Architecture"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7534 …}
    #channels: Doctrine\ORM\PersistentCollection {#7628 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7613 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7645 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7321 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1712700000 {#7292
      date: 2024-04-10 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1368396000 {#7318
      date: 2013-05-13 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1710975600 {#7316
      date: 2024-03-21 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 444
    -documents: Doctrine\ORM\PersistentCollection {#7465 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7500 …}
  }
  +label: "Most Recent"
  +icon: "check-xs"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductState App\Twig\Components\ProductState 98.0 MiB 0.20 ms
Input props
[
  "product" => App\Entity\Product\Product {#100256
    #id: 9152
    #code: "IEEE00001728"
    #attributes: Doctrine\ORM\PersistentCollection {#100237 …}
    #variants: Doctrine\ORM\PersistentCollection {#100234 …}
    #options: Doctrine\ORM\PersistentCollection {#100230 …}
    #associations: Doctrine\ORM\PersistentCollection {#100232 …}
    #createdAt: DateTime @1751038014 {#100263
      date: 2025-06-27 17:26:54.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#100236
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#100247 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#100274
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#100256}
        #id: 31617
        #name: "IEEE 1149.1:2001 (R2008)"
        #slug: "ieee-1149-1-2001-r2008-ieee00001728-240804"
        #description: """
          Revision Standard - Superseded.<br />\n
          Circuitry that may be built into an integrated circuit to assist in the test, maintenance, and support of assembled printed circuit boards is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards.<br />\n
          \t\t\t\t<br />\n
          This standard defines test logic that can be included in an integrated circuit to provide standardized approaches to<br />\n
          — testing the interconnections between integrated circuits once they have been assembled onto a<br />\n
          printed circuit board or other substrate;<br />\n
          — testing the integrated circuit itself; and<br />\n
          — observing or modifying circuit activity during the component's normal operation. The test logic consists of a boundary-scan register and other building blocks and is accessed through a Test Access Port (TAP).<br />\n
          As technology has changed, the original 1149.1 standard does not address the new needs of the end users. The purpose of this PAR is to address these new needs in the IEEE 1149.1 standard. The intended users are silicon vendors, silicon designers, board and system electronic manufacturers and test equiment manufacturers. The benefits are additional capabilities and ease-of-use of 1149.1 for the current technology of mix-signal devices, differential logic and programmable devices.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard Test Access Port and Boundary Scan Architecture"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#100245 …}
    #channels: Doctrine\ORM\PersistentCollection {#100239 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#100243 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#100241 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100254 …}
    -apiLastModifiedAt: DateTime @1754517600 {#100223
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#100262
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @995839200 {#100261
      date: 2001-07-23 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: DateTime @1206572400 {#100255
      date: 2008-03-27 00:00:00.0 Europe/Paris (+01:00)
    }
    -canceledAt: null
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 212
    -documents: Doctrine\ORM\PersistentCollection {#100252 …}
    -favorites: Doctrine\ORM\PersistentCollection {#100250 …}
  }
  "showFullLabel" => "true"
]
Attributes
[
  "showFullLabel" => "true"
]
Component
App\Twig\Components\ProductState {#107143
  +product: App\Entity\Product\Product {#100256
    #id: 9152
    #code: "IEEE00001728"
    #attributes: Doctrine\ORM\PersistentCollection {#100237 …}
    #variants: Doctrine\ORM\PersistentCollection {#100234 …}
    #options: Doctrine\ORM\PersistentCollection {#100230 …}
    #associations: Doctrine\ORM\PersistentCollection {#100232 …}
    #createdAt: DateTime @1751038014 {#100263
      date: 2025-06-27 17:26:54.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#100236
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#100247 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#100274
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#100256}
        #id: 31617
        #name: "IEEE 1149.1:2001 (R2008)"
        #slug: "ieee-1149-1-2001-r2008-ieee00001728-240804"
        #description: """
          Revision Standard - Superseded.<br />\n
          Circuitry that may be built into an integrated circuit to assist in the test, maintenance, and support of assembled printed circuit boards is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards.<br />\n
          \t\t\t\t<br />\n
          This standard defines test logic that can be included in an integrated circuit to provide standardized approaches to<br />\n
          — testing the interconnections between integrated circuits once they have been assembled onto a<br />\n
          printed circuit board or other substrate;<br />\n
          — testing the integrated circuit itself; and<br />\n
          — observing or modifying circuit activity during the component's normal operation. The test logic consists of a boundary-scan register and other building blocks and is accessed through a Test Access Port (TAP).<br />\n
          As technology has changed, the original 1149.1 standard does not address the new needs of the end users. The purpose of this PAR is to address these new needs in the IEEE 1149.1 standard. The intended users are silicon vendors, silicon designers, board and system electronic manufacturers and test equiment manufacturers. The benefits are additional capabilities and ease-of-use of 1149.1 for the current technology of mix-signal devices, differential logic and programmable devices.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard Test Access Port and Boundary Scan Architecture"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#100245 …}
    #channels: Doctrine\ORM\PersistentCollection {#100239 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#100243 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#100241 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100254 …}
    -apiLastModifiedAt: DateTime @1754517600 {#100223
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#100262
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @995839200 {#100261
      date: 2001-07-23 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: DateTime @1206572400 {#100255
      date: 2008-03-27 00:00:00.0 Europe/Paris (+01:00)
    }
    -canceledAt: null
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 212
    -documents: Doctrine\ORM\PersistentCollection {#100252 …}
    -favorites: Doctrine\ORM\PersistentCollection {#100250 …}
  }
  +appearance: "state-suspended"
  +labels: [
    "Superseded"
    "Confirmed"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductMostRecent App\Twig\Components\ProductMostRecent 98.0 MiB 0.82 ms
Input props
[
  "product" => App\Entity\Product\Product {#100256
    #id: 9152
    #code: "IEEE00001728"
    #attributes: Doctrine\ORM\PersistentCollection {#100237 …}
    #variants: Doctrine\ORM\PersistentCollection {#100234 …}
    #options: Doctrine\ORM\PersistentCollection {#100230 …}
    #associations: Doctrine\ORM\PersistentCollection {#100232 …}
    #createdAt: DateTime @1751038014 {#100263
      date: 2025-06-27 17:26:54.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#100236
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#100247 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#100274
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#100256}
        #id: 31617
        #name: "IEEE 1149.1:2001 (R2008)"
        #slug: "ieee-1149-1-2001-r2008-ieee00001728-240804"
        #description: """
          Revision Standard - Superseded.<br />\n
          Circuitry that may be built into an integrated circuit to assist in the test, maintenance, and support of assembled printed circuit boards is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards.<br />\n
          \t\t\t\t<br />\n
          This standard defines test logic that can be included in an integrated circuit to provide standardized approaches to<br />\n
          — testing the interconnections between integrated circuits once they have been assembled onto a<br />\n
          printed circuit board or other substrate;<br />\n
          — testing the integrated circuit itself; and<br />\n
          — observing or modifying circuit activity during the component's normal operation. The test logic consists of a boundary-scan register and other building blocks and is accessed through a Test Access Port (TAP).<br />\n
          As technology has changed, the original 1149.1 standard does not address the new needs of the end users. The purpose of this PAR is to address these new needs in the IEEE 1149.1 standard. The intended users are silicon vendors, silicon designers, board and system electronic manufacturers and test equiment manufacturers. The benefits are additional capabilities and ease-of-use of 1149.1 for the current technology of mix-signal devices, differential logic and programmable devices.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard Test Access Port and Boundary Scan Architecture"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#100245 …}
    #channels: Doctrine\ORM\PersistentCollection {#100239 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#100243 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#100241 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100254 …}
    -apiLastModifiedAt: DateTime @1754517600 {#100223
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#100262
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @995839200 {#100261
      date: 2001-07-23 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: DateTime @1206572400 {#100255
      date: 2008-03-27 00:00:00.0 Europe/Paris (+01:00)
    }
    -canceledAt: null
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 212
    -documents: Doctrine\ORM\PersistentCollection {#100252 …}
    -favorites: Doctrine\ORM\PersistentCollection {#100250 …}
  }
]
Attributes
[]
Component
App\Twig\Components\ProductMostRecent {#107170
  +product: App\Entity\Product\Product {#100256
    #id: 9152
    #code: "IEEE00001728"
    #attributes: Doctrine\ORM\PersistentCollection {#100237 …}
    #variants: Doctrine\ORM\PersistentCollection {#100234 …}
    #options: Doctrine\ORM\PersistentCollection {#100230 …}
    #associations: Doctrine\ORM\PersistentCollection {#100232 …}
    #createdAt: DateTime @1751038014 {#100263
      date: 2025-06-27 17:26:54.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#100236
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#100247 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#100274
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#100256}
        #id: 31617
        #name: "IEEE 1149.1:2001 (R2008)"
        #slug: "ieee-1149-1-2001-r2008-ieee00001728-240804"
        #description: """
          Revision Standard - Superseded.<br />\n
          Circuitry that may be built into an integrated circuit to assist in the test, maintenance, and support of assembled printed circuit boards is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards.<br />\n
          \t\t\t\t<br />\n
          This standard defines test logic that can be included in an integrated circuit to provide standardized approaches to<br />\n
          — testing the interconnections between integrated circuits once they have been assembled onto a<br />\n
          printed circuit board or other substrate;<br />\n
          — testing the integrated circuit itself; and<br />\n
          — observing or modifying circuit activity during the component's normal operation. The test logic consists of a boundary-scan register and other building blocks and is accessed through a Test Access Port (TAP).<br />\n
          As technology has changed, the original 1149.1 standard does not address the new needs of the end users. The purpose of this PAR is to address these new needs in the IEEE 1149.1 standard. The intended users are silicon vendors, silicon designers, board and system electronic manufacturers and test equiment manufacturers. The benefits are additional capabilities and ease-of-use of 1149.1 for the current technology of mix-signal devices, differential logic and programmable devices.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard Test Access Port and Boundary Scan Architecture"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#100245 …}
    #channels: Doctrine\ORM\PersistentCollection {#100239 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#100243 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#100241 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100254 …}
    -apiLastModifiedAt: DateTime @1754517600 {#100223
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#100262
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @995839200 {#100261
      date: 2001-07-23 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: DateTime @1206572400 {#100255
      date: 2008-03-27 00:00:00.0 Europe/Paris (+01:00)
    }
    -canceledAt: null
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 212
    -documents: Doctrine\ORM\PersistentCollection {#100252 …}
    -favorites: Doctrine\ORM\PersistentCollection {#100250 …}
  }
  +label: "Historical"
  +icon: "historical"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductState App\Twig\Components\ProductState 98.0 MiB 0.19 ms
Input props
[
  "product" => App\Entity\Product\Product {#106958
    #id: 9153
    #code: "IEEE00001730"
    #attributes: Doctrine\ORM\PersistentCollection {#106974 …}
    #variants: Doctrine\ORM\PersistentCollection {#106976 …}
    #options: Doctrine\ORM\PersistentCollection {#106980 …}
    #associations: Doctrine\ORM\PersistentCollection {#106978 …}
    #createdAt: DateTime @1751038015 {#106950
      date: 2025-06-27 17:26:55.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#106947
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#106964 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#107236
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#106958}
        #id: 31621
        #name: "IEEE 1149.1b:1994"
        #slug: "ieee-1149-1b-1994-ieee00001730-240805"
        #description: """
          Amendment Standard - Superseded.<br />\n
          Superseded by 1149.1-2001 A language to describe components that conform to IEEE Std 1149.1-1990 is described in this supplement. The language is based on the VHSIC Hardware Description Language (VHDL). General characteristics, the overall structure of a boundary-scan description language (BSDL) description, special cases, and example packages are included.<br />\n
          \t\t\t\t
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Supplement to Standard Test Access Port and Boundary-Scan Architecture (1149.1)"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#106966 …}
    #channels: Doctrine\ORM\PersistentCollection {#106972 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#106968 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#106970 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#106957 …}
    -apiLastModifiedAt: DateTime @1754517600 {#106949
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#106951
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @794012400 {#106952
      date: 1995-03-01 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 80
    -documents: Doctrine\ORM\PersistentCollection {#106960 …}
    -favorites: Doctrine\ORM\PersistentCollection {#106962 …}
  }
  "showFullLabel" => "true"
]
Attributes
[
  "showFullLabel" => "true"
]
Component
App\Twig\Components\ProductState {#107251
  +product: App\Entity\Product\Product {#106958
    #id: 9153
    #code: "IEEE00001730"
    #attributes: Doctrine\ORM\PersistentCollection {#106974 …}
    #variants: Doctrine\ORM\PersistentCollection {#106976 …}
    #options: Doctrine\ORM\PersistentCollection {#106980 …}
    #associations: Doctrine\ORM\PersistentCollection {#106978 …}
    #createdAt: DateTime @1751038015 {#106950
      date: 2025-06-27 17:26:55.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#106947
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#106964 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#107236
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#106958}
        #id: 31621
        #name: "IEEE 1149.1b:1994"
        #slug: "ieee-1149-1b-1994-ieee00001730-240805"
        #description: """
          Amendment Standard - Superseded.<br />\n
          Superseded by 1149.1-2001 A language to describe components that conform to IEEE Std 1149.1-1990 is described in this supplement. The language is based on the VHSIC Hardware Description Language (VHDL). General characteristics, the overall structure of a boundary-scan description language (BSDL) description, special cases, and example packages are included.<br />\n
          \t\t\t\t
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Supplement to Standard Test Access Port and Boundary-Scan Architecture (1149.1)"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#106966 …}
    #channels: Doctrine\ORM\PersistentCollection {#106972 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#106968 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#106970 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#106957 …}
    -apiLastModifiedAt: DateTime @1754517600 {#106949
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#106951
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @794012400 {#106952
      date: 1995-03-01 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 80
    -documents: Doctrine\ORM\PersistentCollection {#106960 …}
    -favorites: Doctrine\ORM\PersistentCollection {#106962 …}
  }
  +appearance: "state-suspended"
  +labels: [
    "Superseded"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductMostRecent App\Twig\Components\ProductMostRecent 98.0 MiB 0.82 ms
Input props
[
  "product" => App\Entity\Product\Product {#106958
    #id: 9153
    #code: "IEEE00001730"
    #attributes: Doctrine\ORM\PersistentCollection {#106974 …}
    #variants: Doctrine\ORM\PersistentCollection {#106976 …}
    #options: Doctrine\ORM\PersistentCollection {#106980 …}
    #associations: Doctrine\ORM\PersistentCollection {#106978 …}
    #createdAt: DateTime @1751038015 {#106950
      date: 2025-06-27 17:26:55.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#106947
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#106964 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#107236
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#106958}
        #id: 31621
        #name: "IEEE 1149.1b:1994"
        #slug: "ieee-1149-1b-1994-ieee00001730-240805"
        #description: """
          Amendment Standard - Superseded.<br />\n
          Superseded by 1149.1-2001 A language to describe components that conform to IEEE Std 1149.1-1990 is described in this supplement. The language is based on the VHSIC Hardware Description Language (VHDL). General characteristics, the overall structure of a boundary-scan description language (BSDL) description, special cases, and example packages are included.<br />\n
          \t\t\t\t
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Supplement to Standard Test Access Port and Boundary-Scan Architecture (1149.1)"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#106966 …}
    #channels: Doctrine\ORM\PersistentCollection {#106972 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#106968 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#106970 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#106957 …}
    -apiLastModifiedAt: DateTime @1754517600 {#106949
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#106951
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @794012400 {#106952
      date: 1995-03-01 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 80
    -documents: Doctrine\ORM\PersistentCollection {#106960 …}
    -favorites: Doctrine\ORM\PersistentCollection {#106962 …}
  }
]
Attributes
[]
Component
App\Twig\Components\ProductMostRecent {#107303
  +product: App\Entity\Product\Product {#106958
    #id: 9153
    #code: "IEEE00001730"
    #attributes: Doctrine\ORM\PersistentCollection {#106974 …}
    #variants: Doctrine\ORM\PersistentCollection {#106976 …}
    #options: Doctrine\ORM\PersistentCollection {#106980 …}
    #associations: Doctrine\ORM\PersistentCollection {#106978 …}
    #createdAt: DateTime @1751038015 {#106950
      date: 2025-06-27 17:26:55.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#106947
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#106964 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#107236
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#106958}
        #id: 31621
        #name: "IEEE 1149.1b:1994"
        #slug: "ieee-1149-1b-1994-ieee00001730-240805"
        #description: """
          Amendment Standard - Superseded.<br />\n
          Superseded by 1149.1-2001 A language to describe components that conform to IEEE Std 1149.1-1990 is described in this supplement. The language is based on the VHSIC Hardware Description Language (VHDL). General characteristics, the overall structure of a boundary-scan description language (BSDL) description, special cases, and example packages are included.<br />\n
          \t\t\t\t
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Supplement to Standard Test Access Port and Boundary-Scan Architecture (1149.1)"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#106966 …}
    #channels: Doctrine\ORM\PersistentCollection {#106972 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#106968 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#106970 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#106957 …}
    -apiLastModifiedAt: DateTime @1754517600 {#106949
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#106951
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @794012400 {#106952
      date: 1995-03-01 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 80
    -documents: Doctrine\ORM\PersistentCollection {#106960 …}
    -favorites: Doctrine\ORM\PersistentCollection {#106962 …}
  }
  +label: "Historical"
  +icon: "historical"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductState App\Twig\Components\ProductState 98.0 MiB 0.18 ms
Input props
[
  "product" => App\Entity\Product\Product {#106987
    #id: 9151
    #code: "IEEE00001727"
    #attributes: Doctrine\ORM\PersistentCollection {#107004 …}
    #variants: Doctrine\ORM\PersistentCollection {#107006 …}
    #options: Doctrine\ORM\PersistentCollection {#107010 …}
    #associations: Doctrine\ORM\PersistentCollection {#107008 …}
    #createdAt: DateTime @1751038014 {#106982
      date: 2025-06-27 17:26:54.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#106983
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#106994 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#107369
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#106987}
        #id: 31613
        #name: "IEEE 1149.1:1990"
        #slug: "ieee-1149-1-1990-ieee00001727-240803"
        #description: """
          Revision Standard - Superseded.<br />\n
          Circuitry that may be built into an integrated circuit to assist in the test, maintenance, and support of assembled printed circuit boards is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards.<br />\n
          \t\t\t\t
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard Test Access Port and Boundary-Scan Architecture"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#106996 …}
    #channels: Doctrine\ORM\PersistentCollection {#107002 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#106998 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#107000 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#106988 …}
    -apiLastModifiedAt: DateTime @1754517600 {#106984
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#106985
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @643240800 {#106986
      date: 1990-05-21 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 139
    -documents: Doctrine\ORM\PersistentCollection {#106990 …}
    -favorites: Doctrine\ORM\PersistentCollection {#106992 …}
  }
  "showFullLabel" => "true"
]
Attributes
[
  "showFullLabel" => "true"
]
Component
App\Twig\Components\ProductState {#107384
  +product: App\Entity\Product\Product {#106987
    #id: 9151
    #code: "IEEE00001727"
    #attributes: Doctrine\ORM\PersistentCollection {#107004 …}
    #variants: Doctrine\ORM\PersistentCollection {#107006 …}
    #options: Doctrine\ORM\PersistentCollection {#107010 …}
    #associations: Doctrine\ORM\PersistentCollection {#107008 …}
    #createdAt: DateTime @1751038014 {#106982
      date: 2025-06-27 17:26:54.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#106983
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#106994 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#107369
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#106987}
        #id: 31613
        #name: "IEEE 1149.1:1990"
        #slug: "ieee-1149-1-1990-ieee00001727-240803"
        #description: """
          Revision Standard - Superseded.<br />\n
          Circuitry that may be built into an integrated circuit to assist in the test, maintenance, and support of assembled printed circuit boards is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards.<br />\n
          \t\t\t\t
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard Test Access Port and Boundary-Scan Architecture"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#106996 …}
    #channels: Doctrine\ORM\PersistentCollection {#107002 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#106998 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#107000 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#106988 …}
    -apiLastModifiedAt: DateTime @1754517600 {#106984
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#106985
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @643240800 {#106986
      date: 1990-05-21 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 139
    -documents: Doctrine\ORM\PersistentCollection {#106990 …}
    -favorites: Doctrine\ORM\PersistentCollection {#106992 …}
  }
  +appearance: "state-suspended"
  +labels: [
    "Superseded"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductMostRecent App\Twig\Components\ProductMostRecent 98.0 MiB 0.80 ms
Input props
[
  "product" => App\Entity\Product\Product {#106987
    #id: 9151
    #code: "IEEE00001727"
    #attributes: Doctrine\ORM\PersistentCollection {#107004 …}
    #variants: Doctrine\ORM\PersistentCollection {#107006 …}
    #options: Doctrine\ORM\PersistentCollection {#107010 …}
    #associations: Doctrine\ORM\PersistentCollection {#107008 …}
    #createdAt: DateTime @1751038014 {#106982
      date: 2025-06-27 17:26:54.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#106983
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#106994 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#107369
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#106987}
        #id: 31613
        #name: "IEEE 1149.1:1990"
        #slug: "ieee-1149-1-1990-ieee00001727-240803"
        #description: """
          Revision Standard - Superseded.<br />\n
          Circuitry that may be built into an integrated circuit to assist in the test, maintenance, and support of assembled printed circuit boards is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards.<br />\n
          \t\t\t\t
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard Test Access Port and Boundary-Scan Architecture"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#106996 …}
    #channels: Doctrine\ORM\PersistentCollection {#107002 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#106998 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#107000 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#106988 …}
    -apiLastModifiedAt: DateTime @1754517600 {#106984
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#106985
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @643240800 {#106986
      date: 1990-05-21 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 139
    -documents: Doctrine\ORM\PersistentCollection {#106990 …}
    -favorites: Doctrine\ORM\PersistentCollection {#106992 …}
  }
]
Attributes
[]
Component
App\Twig\Components\ProductMostRecent {#107436
  +product: App\Entity\Product\Product {#106987
    #id: 9151
    #code: "IEEE00001727"
    #attributes: Doctrine\ORM\PersistentCollection {#107004 …}
    #variants: Doctrine\ORM\PersistentCollection {#107006 …}
    #options: Doctrine\ORM\PersistentCollection {#107010 …}
    #associations: Doctrine\ORM\PersistentCollection {#107008 …}
    #createdAt: DateTime @1751038014 {#106982
      date: 2025-06-27 17:26:54.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#106983
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#106994 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#107369
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#106987}
        #id: 31613
        #name: "IEEE 1149.1:1990"
        #slug: "ieee-1149-1-1990-ieee00001727-240803"
        #description: """
          Revision Standard - Superseded.<br />\n
          Circuitry that may be built into an integrated circuit to assist in the test, maintenance, and support of assembled printed circuit boards is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards.<br />\n
          \t\t\t\t
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard Test Access Port and Boundary-Scan Architecture"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#106996 …}
    #channels: Doctrine\ORM\PersistentCollection {#107002 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#106998 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#107000 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#106988 …}
    -apiLastModifiedAt: DateTime @1754517600 {#106984
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#106985
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @643240800 {#106986
      date: 1990-05-21 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 139
    -documents: Doctrine\ORM\PersistentCollection {#106990 …}
    -favorites: Doctrine\ORM\PersistentCollection {#106992 …}
  }
  +label: "Historical"
  +icon: "historical"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductCard App\Twig\Components\ProductCard 118.0 MiB 10.19 ms
Input props
[
  "product" => App\Entity\Product\Product {#128916
    #id: 10114
    #code: "IEEE00003666"
    #attributes: Doctrine\ORM\PersistentCollection {#128921 …}
    #variants: Doctrine\ORM\PersistentCollection {#128919 …}
    #options: Doctrine\ORM\PersistentCollection {#128914 …}
    #associations: Doctrine\ORM\PersistentCollection {#128917 …}
    #createdAt: DateTime @1751038826 {#128910
      date: 2025-06-27 17:40:26.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#128945
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#128932 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#129028
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#128916}
        #id: 35465
        #name: "IEEE 1076:2008"
        #slug: "ieee-1076-2008-ieee00003666-241766"
        #description: """
          Revision Standard - Superseded.<br />\n
          VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language. (Additional downloads are available for this standard at https://standards.ieee.org/content/dam/ieee-standards/standards/web/download/1076-2008_downloads.zip)<br />\n
          \t\t\t\t<br />\n
          This standard revises and enhances the VHDL language reference manual (LRM) by including a standard C language interface specification; specifications from previously separate, but related, standards IEEE Std 1164 -1993,1 IEEE Std 1076.2 -1996, and IEEE Std 1076.3-1997; and general language enhancements in the areas of design and verification of electronic systems.<br />\n
          The VHDL language was defined for use in the design and documentation of electronics systems. It is revised to incorporate capabilities that improve the language's usefulness for its intended purpose as well as extend it to address design verification methodologies that have developed in industry. These new design and verification capabilities are required to ensure VHDL remains relevant and valuable for use in electronic systems design and verification. Incorporation of previously separate, but related standards, simplifies the maintenance of the specifications.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard VHDL Language Reference Manual"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#128930 …}
    #channels: Doctrine\ORM\PersistentCollection {#128923 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#128927 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#128925 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#128937 …}
    -apiLastModifiedAt: DateTime @1754517600 {#128896
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1613602800 {#128944
      date: 2021-02-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1232924400 {#128903
      date: 2009-01-26 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1076"
    -bookCollection: ""
    -pageCount: 640
    -documents: Doctrine\ORM\PersistentCollection {#128936 …}
    -favorites: Doctrine\ORM\PersistentCollection {#128934 …}
  }
  "layout" => "vertical"
  "showPrice" => true
  "showStatusBadges" => true
  "additionalClasses" => "product__teaser--with-grey-border"
  "hasStretchedLink" => true
  "hoverType" => "shadow"
  "linkLabel" => "See more"
]
Attributes
[]
Component
App\Twig\Components\ProductCard {#128989
  +product: App\Entity\Product\Product {#128916
    #id: 10114
    #code: "IEEE00003666"
    #attributes: Doctrine\ORM\PersistentCollection {#128921 …}
    #variants: Doctrine\ORM\PersistentCollection {#128919 …}
    #options: Doctrine\ORM\PersistentCollection {#128914 …}
    #associations: Doctrine\ORM\PersistentCollection {#128917 …}
    #createdAt: DateTime @1751038826 {#128910
      date: 2025-06-27 17:40:26.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#128945
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#128932 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#129028
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#128916}
        #id: 35465
        #name: "IEEE 1076:2008"
        #slug: "ieee-1076-2008-ieee00003666-241766"
        #description: """
          Revision Standard - Superseded.<br />\n
          VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language. (Additional downloads are available for this standard at https://standards.ieee.org/content/dam/ieee-standards/standards/web/download/1076-2008_downloads.zip)<br />\n
          \t\t\t\t<br />\n
          This standard revises and enhances the VHDL language reference manual (LRM) by including a standard C language interface specification; specifications from previously separate, but related, standards IEEE Std 1164 -1993,1 IEEE Std 1076.2 -1996, and IEEE Std 1076.3-1997; and general language enhancements in the areas of design and verification of electronic systems.<br />\n
          The VHDL language was defined for use in the design and documentation of electronics systems. It is revised to incorporate capabilities that improve the language's usefulness for its intended purpose as well as extend it to address design verification methodologies that have developed in industry. These new design and verification capabilities are required to ensure VHDL remains relevant and valuable for use in electronic systems design and verification. Incorporation of previously separate, but related standards, simplifies the maintenance of the specifications.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard VHDL Language Reference Manual"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#128930 …}
    #channels: Doctrine\ORM\PersistentCollection {#128923 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#128927 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#128925 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#128937 …}
    -apiLastModifiedAt: DateTime @1754517600 {#128896
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1613602800 {#128944
      date: 2021-02-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1232924400 {#128903
      date: 2009-01-26 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1076"
    -bookCollection: ""
    -pageCount: 640
    -documents: Doctrine\ORM\PersistentCollection {#128936 …}
    -favorites: Doctrine\ORM\PersistentCollection {#128934 …}
  }
  +layout: "vertical"
  +showPrice: true
  +showStatusBadges: true
  +additionalClasses: "product__teaser--with-grey-border"
  +linkLabel: "See more"
  +imageFilter: "product_thumbnail_teaser"
  +hasStretchedLink: true
  +backgroundColor: "white"
  +hoverType: "shadow"
}
ProductState App\Twig\Components\ProductState 118.0 MiB 0.16 ms
Input props
[
  "product" => App\Entity\Product\Product {#128916
    #id: 10114
    #code: "IEEE00003666"
    #attributes: Doctrine\ORM\PersistentCollection {#128921 …}
    #variants: Doctrine\ORM\PersistentCollection {#128919 …}
    #options: Doctrine\ORM\PersistentCollection {#128914 …}
    #associations: Doctrine\ORM\PersistentCollection {#128917 …}
    #createdAt: DateTime @1751038826 {#128910
      date: 2025-06-27 17:40:26.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#128945
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#128932 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#129028
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#128916}
        #id: 35465
        #name: "IEEE 1076:2008"
        #slug: "ieee-1076-2008-ieee00003666-241766"
        #description: """
          Revision Standard - Superseded.<br />\n
          VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language. (Additional downloads are available for this standard at https://standards.ieee.org/content/dam/ieee-standards/standards/web/download/1076-2008_downloads.zip)<br />\n
          \t\t\t\t<br />\n
          This standard revises and enhances the VHDL language reference manual (LRM) by including a standard C language interface specification; specifications from previously separate, but related, standards IEEE Std 1164 -1993,1 IEEE Std 1076.2 -1996, and IEEE Std 1076.3-1997; and general language enhancements in the areas of design and verification of electronic systems.<br />\n
          The VHDL language was defined for use in the design and documentation of electronics systems. It is revised to incorporate capabilities that improve the language's usefulness for its intended purpose as well as extend it to address design verification methodologies that have developed in industry. These new design and verification capabilities are required to ensure VHDL remains relevant and valuable for use in electronic systems design and verification. Incorporation of previously separate, but related standards, simplifies the maintenance of the specifications.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard VHDL Language Reference Manual"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#128930 …}
    #channels: Doctrine\ORM\PersistentCollection {#128923 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#128927 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#128925 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#128937 …}
    -apiLastModifiedAt: DateTime @1754517600 {#128896
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1613602800 {#128944
      date: 2021-02-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1232924400 {#128903
      date: 2009-01-26 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1076"
    -bookCollection: ""
    -pageCount: 640
    -documents: Doctrine\ORM\PersistentCollection {#128936 …}
    -favorites: Doctrine\ORM\PersistentCollection {#128934 …}
  }
]
Attributes
[
  "showFullLabel" => false
]
Component
App\Twig\Components\ProductState {#129030
  +product: App\Entity\Product\Product {#128916
    #id: 10114
    #code: "IEEE00003666"
    #attributes: Doctrine\ORM\PersistentCollection {#128921 …}
    #variants: Doctrine\ORM\PersistentCollection {#128919 …}
    #options: Doctrine\ORM\PersistentCollection {#128914 …}
    #associations: Doctrine\ORM\PersistentCollection {#128917 …}
    #createdAt: DateTime @1751038826 {#128910
      date: 2025-06-27 17:40:26.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#128945
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#128932 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#129028
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#128916}
        #id: 35465
        #name: "IEEE 1076:2008"
        #slug: "ieee-1076-2008-ieee00003666-241766"
        #description: """
          Revision Standard - Superseded.<br />\n
          VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language. (Additional downloads are available for this standard at https://standards.ieee.org/content/dam/ieee-standards/standards/web/download/1076-2008_downloads.zip)<br />\n
          \t\t\t\t<br />\n
          This standard revises and enhances the VHDL language reference manual (LRM) by including a standard C language interface specification; specifications from previously separate, but related, standards IEEE Std 1164 -1993,1 IEEE Std 1076.2 -1996, and IEEE Std 1076.3-1997; and general language enhancements in the areas of design and verification of electronic systems.<br />\n
          The VHDL language was defined for use in the design and documentation of electronics systems. It is revised to incorporate capabilities that improve the language's usefulness for its intended purpose as well as extend it to address design verification methodologies that have developed in industry. These new design and verification capabilities are required to ensure VHDL remains relevant and valuable for use in electronic systems design and verification. Incorporation of previously separate, but related standards, simplifies the maintenance of the specifications.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard VHDL Language Reference Manual"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#128930 …}
    #channels: Doctrine\ORM\PersistentCollection {#128923 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#128927 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#128925 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#128937 …}
    -apiLastModifiedAt: DateTime @1754517600 {#128896
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1613602800 {#128944
      date: 2021-02-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1232924400 {#128903
      date: 2009-01-26 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1076"
    -bookCollection: ""
    -pageCount: 640
    -documents: Doctrine\ORM\PersistentCollection {#128936 …}
    -favorites: Doctrine\ORM\PersistentCollection {#128934 …}
  }
  +appearance: "state-suspended"
  +labels: [
    "Superseded"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductMostRecent App\Twig\Components\ProductMostRecent 118.0 MiB 0.64 ms
Input props
[
  "product" => App\Entity\Product\Product {#128916
    #id: 10114
    #code: "IEEE00003666"
    #attributes: Doctrine\ORM\PersistentCollection {#128921 …}
    #variants: Doctrine\ORM\PersistentCollection {#128919 …}
    #options: Doctrine\ORM\PersistentCollection {#128914 …}
    #associations: Doctrine\ORM\PersistentCollection {#128917 …}
    #createdAt: DateTime @1751038826 {#128910
      date: 2025-06-27 17:40:26.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#128945
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#128932 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#129028
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#128916}
        #id: 35465
        #name: "IEEE 1076:2008"
        #slug: "ieee-1076-2008-ieee00003666-241766"
        #description: """
          Revision Standard - Superseded.<br />\n
          VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language. (Additional downloads are available for this standard at https://standards.ieee.org/content/dam/ieee-standards/standards/web/download/1076-2008_downloads.zip)<br />\n
          \t\t\t\t<br />\n
          This standard revises and enhances the VHDL language reference manual (LRM) by including a standard C language interface specification; specifications from previously separate, but related, standards IEEE Std 1164 -1993,1 IEEE Std 1076.2 -1996, and IEEE Std 1076.3-1997; and general language enhancements in the areas of design and verification of electronic systems.<br />\n
          The VHDL language was defined for use in the design and documentation of electronics systems. It is revised to incorporate capabilities that improve the language's usefulness for its intended purpose as well as extend it to address design verification methodologies that have developed in industry. These new design and verification capabilities are required to ensure VHDL remains relevant and valuable for use in electronic systems design and verification. Incorporation of previously separate, but related standards, simplifies the maintenance of the specifications.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard VHDL Language Reference Manual"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#128930 …}
    #channels: Doctrine\ORM\PersistentCollection {#128923 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#128927 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#128925 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#128937 …}
    -apiLastModifiedAt: DateTime @1754517600 {#128896
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1613602800 {#128944
      date: 2021-02-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1232924400 {#128903
      date: 2009-01-26 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1076"
    -bookCollection: ""
    -pageCount: 640
    -documents: Doctrine\ORM\PersistentCollection {#128936 …}
    -favorites: Doctrine\ORM\PersistentCollection {#128934 …}
  }
]
Attributes
[]
Component
App\Twig\Components\ProductMostRecent {#129107
  +product: App\Entity\Product\Product {#128916
    #id: 10114
    #code: "IEEE00003666"
    #attributes: Doctrine\ORM\PersistentCollection {#128921 …}
    #variants: Doctrine\ORM\PersistentCollection {#128919 …}
    #options: Doctrine\ORM\PersistentCollection {#128914 …}
    #associations: Doctrine\ORM\PersistentCollection {#128917 …}
    #createdAt: DateTime @1751038826 {#128910
      date: 2025-06-27 17:40:26.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#128945
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#128932 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#129028
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#128916}
        #id: 35465
        #name: "IEEE 1076:2008"
        #slug: "ieee-1076-2008-ieee00003666-241766"
        #description: """
          Revision Standard - Superseded.<br />\n
          VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language. (Additional downloads are available for this standard at https://standards.ieee.org/content/dam/ieee-standards/standards/web/download/1076-2008_downloads.zip)<br />\n
          \t\t\t\t<br />\n
          This standard revises and enhances the VHDL language reference manual (LRM) by including a standard C language interface specification; specifications from previously separate, but related, standards IEEE Std 1164 -1993,1 IEEE Std 1076.2 -1996, and IEEE Std 1076.3-1997; and general language enhancements in the areas of design and verification of electronic systems.<br />\n
          The VHDL language was defined for use in the design and documentation of electronics systems. It is revised to incorporate capabilities that improve the language's usefulness for its intended purpose as well as extend it to address design verification methodologies that have developed in industry. These new design and verification capabilities are required to ensure VHDL remains relevant and valuable for use in electronic systems design and verification. Incorporation of previously separate, but related standards, simplifies the maintenance of the specifications.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard VHDL Language Reference Manual"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#128930 …}
    #channels: Doctrine\ORM\PersistentCollection {#128923 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7309 …}
    #reviews: Doctrine\ORM\PersistentCollection {#128927 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#128925 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#128937 …}
    -apiLastModifiedAt: DateTime @1754517600 {#128896
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1613602800 {#128944
      date: 2021-02-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1232924400 {#128903
      date: 2009-01-26 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1076"
    -bookCollection: ""
    -pageCount: 640
    -documents: Doctrine\ORM\PersistentCollection {#128936 …}
    -favorites: Doctrine\ORM\PersistentCollection {#128934 …}
  }
  +label: "Historical"
  +icon: "historical"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}