Symfony Profiler

[
  "product" => App\Entity\Product\Product {#7310
    #id: 11254
    #code: "IEEE00005813"
    #attributes: Doctrine\ORM\PersistentCollection {#7700 …}
    #variants: Doctrine\ORM\PersistentCollection {#7743 …}
    #options: Doctrine\ORM\PersistentCollection {#7915 …}
    #associations: Doctrine\ORM\PersistentCollection {#7899 …}
    #createdAt: DateTime @1751039588 {#7274
      date: 2025-06-27 17:53:08.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#7322
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7921 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7920
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7310}
        #id: 40025
        #name: "IEEE 2401:2015"
        #slug: "ieee-2401-2015-ieee00005813-242906"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          A method is provided for specifying a common interoperable format for electronic systems design. The format provides a common way to specify information/data about the project management, netlists, components, design rules, and geometries used in Large-Scale Integrated Circuit-Package-Board designs. The method provides the ability to make electronic systems a key consideration early in the design process; design tools can use it to exchange<br />\n
          information/data seamlessly.<br />\n
          \t\t\t\t<br />\n
          This standard defines a common interoperable format that will be used for the design of a) large-scale integration (LSI), b) packages for such LSI, and c) printed circuit boards on which the packaged LSI are interconnected. Collectively, such designs are referred to as” LSI-Package-Board” (LPB) designs. The format provides a common way to specify information/data about the project management, netlists, components, design rules, and geometries used in LPB designs.<br />\n
          The general purpose of this standard is to develop a common format that LPB design tools can use to exchange information/data seamlessly, as opposed to having to work with multiple different input and output formats.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard Format for LSI-Package-Board Interoperable Design"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7533 …}
    #channels: Doctrine\ORM\PersistentCollection {#7627 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7612 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7644 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7389 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1582153200 {#7292
      date: 2020-02-20 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1450393200 {#7318
      date: 2015-12-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "2401"
    -bookCollection: ""
    -pageCount: 206
    -documents: Doctrine\ORM\PersistentCollection {#7464 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7499 …}
  }
  "showFullLabel" => "true"
]

[
  "showFullLabel" => "true"
]

App\Twig\Components\ProductState {#93054
  +product: App\Entity\Product\Product {#7310
    #id: 11254
    #code: "IEEE00005813"
    #attributes: Doctrine\ORM\PersistentCollection {#7700 …}
    #variants: Doctrine\ORM\PersistentCollection {#7743 …}
    #options: Doctrine\ORM\PersistentCollection {#7915 …}
    #associations: Doctrine\ORM\PersistentCollection {#7899 …}
    #createdAt: DateTime @1751039588 {#7274
      date: 2025-06-27 17:53:08.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#7322
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7921 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7920
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7310}
        #id: 40025
        #name: "IEEE 2401:2015"
        #slug: "ieee-2401-2015-ieee00005813-242906"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          A method is provided for specifying a common interoperable format for electronic systems design. The format provides a common way to specify information/data about the project management, netlists, components, design rules, and geometries used in Large-Scale Integrated Circuit-Package-Board designs. The method provides the ability to make electronic systems a key consideration early in the design process; design tools can use it to exchange<br />\n
          information/data seamlessly.<br />\n
          \t\t\t\t<br />\n
          This standard defines a common interoperable format that will be used for the design of a) large-scale integration (LSI), b) packages for such LSI, and c) printed circuit boards on which the packaged LSI are interconnected. Collectively, such designs are referred to as” LSI-Package-Board” (LPB) designs. The format provides a common way to specify information/data about the project management, netlists, components, design rules, and geometries used in LPB designs.<br />\n
          The general purpose of this standard is to develop a common format that LPB design tools can use to exchange information/data seamlessly, as opposed to having to work with multiple different input and output formats.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard Format for LSI-Package-Board Interoperable Design"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7533 …}
    #channels: Doctrine\ORM\PersistentCollection {#7627 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7612 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7644 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7389 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1582153200 {#7292
      date: 2020-02-20 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1450393200 {#7318
      date: 2015-12-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "2401"
    -bookCollection: ""
    -pageCount: 206
    -documents: Doctrine\ORM\PersistentCollection {#7464 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7499 …}
  }
  +appearance: "state-suspended"
  +labels: [
    "Superseded"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}

[
  "product" => App\Entity\Product\Product {#7310
    #id: 11254
    #code: "IEEE00005813"
    #attributes: Doctrine\ORM\PersistentCollection {#7700 …}
    #variants: Doctrine\ORM\PersistentCollection {#7743 …}
    #options: Doctrine\ORM\PersistentCollection {#7915 …}
    #associations: Doctrine\ORM\PersistentCollection {#7899 …}
    #createdAt: DateTime @1751039588 {#7274
      date: 2025-06-27 17:53:08.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#7322
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7921 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7920
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7310}
        #id: 40025
        #name: "IEEE 2401:2015"
        #slug: "ieee-2401-2015-ieee00005813-242906"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          A method is provided for specifying a common interoperable format for electronic systems design. The format provides a common way to specify information/data about the project management, netlists, components, design rules, and geometries used in Large-Scale Integrated Circuit-Package-Board designs. The method provides the ability to make electronic systems a key consideration early in the design process; design tools can use it to exchange<br />\n
          information/data seamlessly.<br />\n
          \t\t\t\t<br />\n
          This standard defines a common interoperable format that will be used for the design of a) large-scale integration (LSI), b) packages for such LSI, and c) printed circuit boards on which the packaged LSI are interconnected. Collectively, such designs are referred to as” LSI-Package-Board” (LPB) designs. The format provides a common way to specify information/data about the project management, netlists, components, design rules, and geometries used in LPB designs.<br />\n
          The general purpose of this standard is to develop a common format that LPB design tools can use to exchange information/data seamlessly, as opposed to having to work with multiple different input and output formats.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard Format for LSI-Package-Board Interoperable Design"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7533 …}
    #channels: Doctrine\ORM\PersistentCollection {#7627 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7612 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7644 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7389 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1582153200 {#7292
      date: 2020-02-20 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1450393200 {#7318
      date: 2015-12-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "2401"
    -bookCollection: ""
    -pageCount: 206
    -documents: Doctrine\ORM\PersistentCollection {#7464 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7499 …}
  }
]

App\Twig\Components\ProductType {#93234
  +product: App\Entity\Product\Product {#7310
    #id: 11254
    #code: "IEEE00005813"
    #attributes: Doctrine\ORM\PersistentCollection {#7700 …}
    #variants: Doctrine\ORM\PersistentCollection {#7743 …}
    #options: Doctrine\ORM\PersistentCollection {#7915 …}
    #associations: Doctrine\ORM\PersistentCollection {#7899 …}
    #createdAt: DateTime @1751039588 {#7274
      date: 2025-06-27 17:53:08.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#7322
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7921 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7920
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7310}
        #id: 40025
        #name: "IEEE 2401:2015"
        #slug: "ieee-2401-2015-ieee00005813-242906"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          A method is provided for specifying a common interoperable format for electronic systems design. The format provides a common way to specify information/data about the project management, netlists, components, design rules, and geometries used in Large-Scale Integrated Circuit-Package-Board designs. The method provides the ability to make electronic systems a key consideration early in the design process; design tools can use it to exchange<br />\n
          information/data seamlessly.<br />\n
          \t\t\t\t<br />\n
          This standard defines a common interoperable format that will be used for the design of a) large-scale integration (LSI), b) packages for such LSI, and c) printed circuit boards on which the packaged LSI are interconnected. Collectively, such designs are referred to as” LSI-Package-Board” (LPB) designs. The format provides a common way to specify information/data about the project management, netlists, components, design rules, and geometries used in LPB designs.<br />\n
          The general purpose of this standard is to develop a common format that LPB design tools can use to exchange information/data seamlessly, as opposed to having to work with multiple different input and output formats.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard Format for LSI-Package-Board Interoperable Design"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7533 …}
    #channels: Doctrine\ORM\PersistentCollection {#7627 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7612 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7644 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7389 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1582153200 {#7292
      date: 2020-02-20 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1450393200 {#7318
      date: 2015-12-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "2401"
    -bookCollection: ""
    -pageCount: 206
    -documents: Doctrine\ORM\PersistentCollection {#7464 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7499 …}
  }
  +label: "Standard"
  -typeAttributeCode: "type"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}

[
  "product" => App\Entity\Product\Product {#7310
    #id: 11254
    #code: "IEEE00005813"
    #attributes: Doctrine\ORM\PersistentCollection {#7700 …}
    #variants: Doctrine\ORM\PersistentCollection {#7743 …}
    #options: Doctrine\ORM\PersistentCollection {#7915 …}
    #associations: Doctrine\ORM\PersistentCollection {#7899 …}
    #createdAt: DateTime @1751039588 {#7274
      date: 2025-06-27 17:53:08.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#7322
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7921 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7920
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7310}
        #id: 40025
        #name: "IEEE 2401:2015"
        #slug: "ieee-2401-2015-ieee00005813-242906"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          A method is provided for specifying a common interoperable format for electronic systems design. The format provides a common way to specify information/data about the project management, netlists, components, design rules, and geometries used in Large-Scale Integrated Circuit-Package-Board designs. The method provides the ability to make electronic systems a key consideration early in the design process; design tools can use it to exchange<br />\n
          information/data seamlessly.<br />\n
          \t\t\t\t<br />\n
          This standard defines a common interoperable format that will be used for the design of a) large-scale integration (LSI), b) packages for such LSI, and c) printed circuit boards on which the packaged LSI are interconnected. Collectively, such designs are referred to as” LSI-Package-Board” (LPB) designs. The format provides a common way to specify information/data about the project management, netlists, components, design rules, and geometries used in LPB designs.<br />\n
          The general purpose of this standard is to develop a common format that LPB design tools can use to exchange information/data seamlessly, as opposed to having to work with multiple different input and output formats.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard Format for LSI-Package-Board Interoperable Design"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7533 …}
    #channels: Doctrine\ORM\PersistentCollection {#7627 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7612 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7644 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7389 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1582153200 {#7292
      date: 2020-02-20 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1450393200 {#7318
      date: 2015-12-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "2401"
    -bookCollection: ""
    -pageCount: 206
    -documents: Doctrine\ORM\PersistentCollection {#7464 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7499 …}
  }
]

App\Twig\Components\ProductMostRecent {#93309
  +product: App\Entity\Product\Product {#7310
    #id: 11254
    #code: "IEEE00005813"
    #attributes: Doctrine\ORM\PersistentCollection {#7700 …}
    #variants: Doctrine\ORM\PersistentCollection {#7743 …}
    #options: Doctrine\ORM\PersistentCollection {#7915 …}
    #associations: Doctrine\ORM\PersistentCollection {#7899 …}
    #createdAt: DateTime @1751039588 {#7274
      date: 2025-06-27 17:53:08.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#7322
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7921 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7920
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7310}
        #id: 40025
        #name: "IEEE 2401:2015"
        #slug: "ieee-2401-2015-ieee00005813-242906"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          A method is provided for specifying a common interoperable format for electronic systems design. The format provides a common way to specify information/data about the project management, netlists, components, design rules, and geometries used in Large-Scale Integrated Circuit-Package-Board designs. The method provides the ability to make electronic systems a key consideration early in the design process; design tools can use it to exchange<br />\n
          information/data seamlessly.<br />\n
          \t\t\t\t<br />\n
          This standard defines a common interoperable format that will be used for the design of a) large-scale integration (LSI), b) packages for such LSI, and c) printed circuit boards on which the packaged LSI are interconnected. Collectively, such designs are referred to as” LSI-Package-Board” (LPB) designs. The format provides a common way to specify information/data about the project management, netlists, components, design rules, and geometries used in LPB designs.<br />\n
          The general purpose of this standard is to develop a common format that LPB design tools can use to exchange information/data seamlessly, as opposed to having to work with multiple different input and output formats.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard Format for LSI-Package-Board Interoperable Design"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7533 …}
    #channels: Doctrine\ORM\PersistentCollection {#7627 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7612 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7644 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7389 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1582153200 {#7292
      date: 2020-02-20 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1450393200 {#7318
      date: 2015-12-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "2401"
    -bookCollection: ""
    -pageCount: 206
    -documents: Doctrine\ORM\PersistentCollection {#7464 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7499 …}
  }
  +label: "Historical"
  +icon: "historical"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}

[
  "product" => App\Entity\Product\Product {#93737
    #id: 12214
    #code: "IEEE00007268"
    #attributes: Doctrine\ORM\PersistentCollection {#93717 …}
    #variants: Doctrine\ORM\PersistentCollection {#93714 …}
    #options: Doctrine\ORM\PersistentCollection {#93710 …}
    #associations: Doctrine\ORM\PersistentCollection {#93706 …}
    #createdAt: DateTime @1751040276 {#93744
      date: 2025-06-27 18:04:36.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1753970307 {#93723
      date: 2025-07-31 15:58:27.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#93728 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#93769
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#93737}
        #id: 43865
        #name: "IEEE 2401:2019"
        #slug: "ieee-2401-2019-ieee00007268-243867"
        #description: """
          Revision Standard - Active.<br />\n
          A method is provided for specifying a common interoperable format for electronic systems design. The format provides a common way to specify information/data about the project management, netlists, components, design rules, and geometries used in the large-scale integration-package-board designs. The method provides the ability to make electronic systems a key consideration early in the design process; design tools can use it to seamlessly exchange information/data.<br />\n
          \t\t\t\t<br />\n
          This standard defines a common interoperable format that will be used for the design of a) large-scale integration (LSI), b) packages for such LSI, and c) printed circuit boards on which the packaged LSIs are interconnected. Collectively, such designs are referred to as LSI-Package-Board (LPB) designs. The format provides a common way to specify information/data about the project management, netlists, components, design rules, and geometries used in LPB designs.<br />\n
          The general purpose of this standard is to develop a common format that LPB design tools can use to exchange information/data seamlessly, as opposed to having to work with multiple different input and output formats.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard Format for LSI-Package-Board Interoperable Design"
        -notes: "Active"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#93726 …}
    #channels: Doctrine\ORM\PersistentCollection {#93719 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#93724 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#93721 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#93734 …}
    -apiLastModifiedAt: DateTime @1743289200 {#93707
      date: 2025-03-30 00:00:00.0 Europe/Paris (+01:00)
    }
    -lastUpdatedAt: DateTime @1584486000 {#93743
      date: 2020-03-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1580079600 {#93742
      date: 2020-01-27 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1580079600 {#93736
      date: 2020-01-27 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "2401"
    -bookCollection: ""
    -pageCount: 293
    -documents: Doctrine\ORM\PersistentCollection {#93732 …}
    -favorites: Doctrine\ORM\PersistentCollection {#93730 …}
  }
  "showFullLabel" => "true"
]

[
  "showFullLabel" => "true"
]

App\Twig\Components\ProductState {#106902
  +product: App\Entity\Product\Product {#93737
    #id: 12214
    #code: "IEEE00007268"
    #attributes: Doctrine\ORM\PersistentCollection {#93717 …}
    #variants: Doctrine\ORM\PersistentCollection {#93714 …}
    #options: Doctrine\ORM\PersistentCollection {#93710 …}
    #associations: Doctrine\ORM\PersistentCollection {#93706 …}
    #createdAt: DateTime @1751040276 {#93744
      date: 2025-06-27 18:04:36.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1753970307 {#93723
      date: 2025-07-31 15:58:27.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#93728 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#93769
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#93737}
        #id: 43865
        #name: "IEEE 2401:2019"
        #slug: "ieee-2401-2019-ieee00007268-243867"
        #description: """
          Revision Standard - Active.<br />\n
          A method is provided for specifying a common interoperable format for electronic systems design. The format provides a common way to specify information/data about the project management, netlists, components, design rules, and geometries used in the large-scale integration-package-board designs. The method provides the ability to make electronic systems a key consideration early in the design process; design tools can use it to seamlessly exchange information/data.<br />\n
          \t\t\t\t<br />\n
          This standard defines a common interoperable format that will be used for the design of a) large-scale integration (LSI), b) packages for such LSI, and c) printed circuit boards on which the packaged LSIs are interconnected. Collectively, such designs are referred to as LSI-Package-Board (LPB) designs. The format provides a common way to specify information/data about the project management, netlists, components, design rules, and geometries used in LPB designs.<br />\n
          The general purpose of this standard is to develop a common format that LPB design tools can use to exchange information/data seamlessly, as opposed to having to work with multiple different input and output formats.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard Format for LSI-Package-Board Interoperable Design"
        -notes: "Active"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#93726 …}
    #channels: Doctrine\ORM\PersistentCollection {#93719 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#93724 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#93721 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#93734 …}
    -apiLastModifiedAt: DateTime @1743289200 {#93707
      date: 2025-03-30 00:00:00.0 Europe/Paris (+01:00)
    }
    -lastUpdatedAt: DateTime @1584486000 {#93743
      date: 2020-03-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1580079600 {#93742
      date: 2020-01-27 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1580079600 {#93736
      date: 2020-01-27 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "2401"
    -bookCollection: ""
    -pageCount: 293
    -documents: Doctrine\ORM\PersistentCollection {#93732 …}
    -favorites: Doctrine\ORM\PersistentCollection {#93730 …}
  }
  +appearance: "state-active"
  +labels: [
    "Active"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}

[
  "product" => App\Entity\Product\Product {#93737
    #id: 12214
    #code: "IEEE00007268"
    #attributes: Doctrine\ORM\PersistentCollection {#93717 …}
    #variants: Doctrine\ORM\PersistentCollection {#93714 …}
    #options: Doctrine\ORM\PersistentCollection {#93710 …}
    #associations: Doctrine\ORM\PersistentCollection {#93706 …}
    #createdAt: DateTime @1751040276 {#93744
      date: 2025-06-27 18:04:36.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1753970307 {#93723
      date: 2025-07-31 15:58:27.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#93728 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#93769
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#93737}
        #id: 43865
        #name: "IEEE 2401:2019"
        #slug: "ieee-2401-2019-ieee00007268-243867"
        #description: """
          Revision Standard - Active.<br />\n
          A method is provided for specifying a common interoperable format for electronic systems design. The format provides a common way to specify information/data about the project management, netlists, components, design rules, and geometries used in the large-scale integration-package-board designs. The method provides the ability to make electronic systems a key consideration early in the design process; design tools can use it to seamlessly exchange information/data.<br />\n
          \t\t\t\t<br />\n
          This standard defines a common interoperable format that will be used for the design of a) large-scale integration (LSI), b) packages for such LSI, and c) printed circuit boards on which the packaged LSIs are interconnected. Collectively, such designs are referred to as LSI-Package-Board (LPB) designs. The format provides a common way to specify information/data about the project management, netlists, components, design rules, and geometries used in LPB designs.<br />\n
          The general purpose of this standard is to develop a common format that LPB design tools can use to exchange information/data seamlessly, as opposed to having to work with multiple different input and output formats.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard Format for LSI-Package-Board Interoperable Design"
        -notes: "Active"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#93726 …}
    #channels: Doctrine\ORM\PersistentCollection {#93719 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#93724 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#93721 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#93734 …}
    -apiLastModifiedAt: DateTime @1743289200 {#93707
      date: 2025-03-30 00:00:00.0 Europe/Paris (+01:00)
    }
    -lastUpdatedAt: DateTime @1584486000 {#93743
      date: 2020-03-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1580079600 {#93742
      date: 2020-01-27 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1580079600 {#93736
      date: 2020-01-27 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "2401"
    -bookCollection: ""
    -pageCount: 293
    -documents: Doctrine\ORM\PersistentCollection {#93732 …}
    -favorites: Doctrine\ORM\PersistentCollection {#93730 …}
  }
]

App\Twig\Components\ProductMostRecent {#106974
  +product: App\Entity\Product\Product {#93737
    #id: 12214
    #code: "IEEE00007268"
    #attributes: Doctrine\ORM\PersistentCollection {#93717 …}
    #variants: Doctrine\ORM\PersistentCollection {#93714 …}
    #options: Doctrine\ORM\PersistentCollection {#93710 …}
    #associations: Doctrine\ORM\PersistentCollection {#93706 …}
    #createdAt: DateTime @1751040276 {#93744
      date: 2025-06-27 18:04:36.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1753970307 {#93723
      date: 2025-07-31 15:58:27.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#93728 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#93769
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#93737}
        #id: 43865
        #name: "IEEE 2401:2019"
        #slug: "ieee-2401-2019-ieee00007268-243867"
        #description: """
          Revision Standard - Active.<br />\n
          A method is provided for specifying a common interoperable format for electronic systems design. The format provides a common way to specify information/data about the project management, netlists, components, design rules, and geometries used in the large-scale integration-package-board designs. The method provides the ability to make electronic systems a key consideration early in the design process; design tools can use it to seamlessly exchange information/data.<br />\n
          \t\t\t\t<br />\n
          This standard defines a common interoperable format that will be used for the design of a) large-scale integration (LSI), b) packages for such LSI, and c) printed circuit boards on which the packaged LSIs are interconnected. Collectively, such designs are referred to as LSI-Package-Board (LPB) designs. The format provides a common way to specify information/data about the project management, netlists, components, design rules, and geometries used in LPB designs.<br />\n
          The general purpose of this standard is to develop a common format that LPB design tools can use to exchange information/data seamlessly, as opposed to having to work with multiple different input and output formats.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard Format for LSI-Package-Board Interoperable Design"
        -notes: "Active"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#93726 …}
    #channels: Doctrine\ORM\PersistentCollection {#93719 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#93724 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#93721 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#93734 …}
    -apiLastModifiedAt: DateTime @1743289200 {#93707
      date: 2025-03-30 00:00:00.0 Europe/Paris (+01:00)
    }
    -lastUpdatedAt: DateTime @1584486000 {#93743
      date: 2020-03-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1580079600 {#93742
      date: 2020-01-27 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1580079600 {#93736
      date: 2020-01-27 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "2401"
    -bookCollection: ""
    -pageCount: 293
    -documents: Doctrine\ORM\PersistentCollection {#93732 …}
    -favorites: Doctrine\ORM\PersistentCollection {#93730 …}
  }
  +label: "Most Recent"
  +icon: "check-xs"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}

[
  "product" => App\Entity\Product\Product {#7310
    #id: 11254
    #code: "IEEE00005813"
    #attributes: Doctrine\ORM\PersistentCollection {#7700 …}
    #variants: Doctrine\ORM\PersistentCollection {#7743 …}
    #options: Doctrine\ORM\PersistentCollection {#7915 …}
    #associations: Doctrine\ORM\PersistentCollection {#7899 …}
    #createdAt: DateTime @1751039588 {#7274
      date: 2025-06-27 17:53:08.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#7322
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7921 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7920
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7310}
        #id: 40025
        #name: "IEEE 2401:2015"
        #slug: "ieee-2401-2015-ieee00005813-242906"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          A method is provided for specifying a common interoperable format for electronic systems design. The format provides a common way to specify information/data about the project management, netlists, components, design rules, and geometries used in Large-Scale Integrated Circuit-Package-Board designs. The method provides the ability to make electronic systems a key consideration early in the design process; design tools can use it to exchange<br />\n
          information/data seamlessly.<br />\n
          \t\t\t\t<br />\n
          This standard defines a common interoperable format that will be used for the design of a) large-scale integration (LSI), b) packages for such LSI, and c) printed circuit boards on which the packaged LSI are interconnected. Collectively, such designs are referred to as” LSI-Package-Board” (LPB) designs. The format provides a common way to specify information/data about the project management, netlists, components, design rules, and geometries used in LPB designs.<br />\n
          The general purpose of this standard is to develop a common format that LPB design tools can use to exchange information/data seamlessly, as opposed to having to work with multiple different input and output formats.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard Format for LSI-Package-Board Interoperable Design"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7533 …}
    #channels: Doctrine\ORM\PersistentCollection {#7627 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7612 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7644 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7389 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1582153200 {#7292
      date: 2020-02-20 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1450393200 {#7318
      date: 2015-12-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "2401"
    -bookCollection: ""
    -pageCount: 206
    -documents: Doctrine\ORM\PersistentCollection {#7464 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7499 …}
  }
  "showFullLabel" => "true"
]

[
  "showFullLabel" => "true"
]

App\Twig\Components\ProductState {#107039
  +product: App\Entity\Product\Product {#7310
    #id: 11254
    #code: "IEEE00005813"
    #attributes: Doctrine\ORM\PersistentCollection {#7700 …}
    #variants: Doctrine\ORM\PersistentCollection {#7743 …}
    #options: Doctrine\ORM\PersistentCollection {#7915 …}
    #associations: Doctrine\ORM\PersistentCollection {#7899 …}
    #createdAt: DateTime @1751039588 {#7274
      date: 2025-06-27 17:53:08.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#7322
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7921 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7920
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7310}
        #id: 40025
        #name: "IEEE 2401:2015"
        #slug: "ieee-2401-2015-ieee00005813-242906"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          A method is provided for specifying a common interoperable format for electronic systems design. The format provides a common way to specify information/data about the project management, netlists, components, design rules, and geometries used in Large-Scale Integrated Circuit-Package-Board designs. The method provides the ability to make electronic systems a key consideration early in the design process; design tools can use it to exchange<br />\n
          information/data seamlessly.<br />\n
          \t\t\t\t<br />\n
          This standard defines a common interoperable format that will be used for the design of a) large-scale integration (LSI), b) packages for such LSI, and c) printed circuit boards on which the packaged LSI are interconnected. Collectively, such designs are referred to as” LSI-Package-Board” (LPB) designs. The format provides a common way to specify information/data about the project management, netlists, components, design rules, and geometries used in LPB designs.<br />\n
          The general purpose of this standard is to develop a common format that LPB design tools can use to exchange information/data seamlessly, as opposed to having to work with multiple different input and output formats.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard Format for LSI-Package-Board Interoperable Design"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7533 …}
    #channels: Doctrine\ORM\PersistentCollection {#7627 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7612 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7644 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7389 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1582153200 {#7292
      date: 2020-02-20 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1450393200 {#7318
      date: 2015-12-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "2401"
    -bookCollection: ""
    -pageCount: 206
    -documents: Doctrine\ORM\PersistentCollection {#7464 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7499 …}
  }
  +appearance: "state-suspended"
  +labels: [
    "Superseded"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}

[
  "product" => App\Entity\Product\Product {#7310
    #id: 11254
    #code: "IEEE00005813"
    #attributes: Doctrine\ORM\PersistentCollection {#7700 …}
    #variants: Doctrine\ORM\PersistentCollection {#7743 …}
    #options: Doctrine\ORM\PersistentCollection {#7915 …}
    #associations: Doctrine\ORM\PersistentCollection {#7899 …}
    #createdAt: DateTime @1751039588 {#7274
      date: 2025-06-27 17:53:08.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#7322
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7921 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7920
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7310}
        #id: 40025
        #name: "IEEE 2401:2015"
        #slug: "ieee-2401-2015-ieee00005813-242906"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          A method is provided for specifying a common interoperable format for electronic systems design. The format provides a common way to specify information/data about the project management, netlists, components, design rules, and geometries used in Large-Scale Integrated Circuit-Package-Board designs. The method provides the ability to make electronic systems a key consideration early in the design process; design tools can use it to exchange<br />\n
          information/data seamlessly.<br />\n
          \t\t\t\t<br />\n
          This standard defines a common interoperable format that will be used for the design of a) large-scale integration (LSI), b) packages for such LSI, and c) printed circuit boards on which the packaged LSI are interconnected. Collectively, such designs are referred to as” LSI-Package-Board” (LPB) designs. The format provides a common way to specify information/data about the project management, netlists, components, design rules, and geometries used in LPB designs.<br />\n
          The general purpose of this standard is to develop a common format that LPB design tools can use to exchange information/data seamlessly, as opposed to having to work with multiple different input and output formats.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard Format for LSI-Package-Board Interoperable Design"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7533 …}
    #channels: Doctrine\ORM\PersistentCollection {#7627 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7612 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7644 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7389 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1582153200 {#7292
      date: 2020-02-20 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1450393200 {#7318
      date: 2015-12-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "2401"
    -bookCollection: ""
    -pageCount: 206
    -documents: Doctrine\ORM\PersistentCollection {#7464 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7499 …}
  }
]

App\Twig\Components\ProductMostRecent {#107066
  +product: App\Entity\Product\Product {#7310
    #id: 11254
    #code: "IEEE00005813"
    #attributes: Doctrine\ORM\PersistentCollection {#7700 …}
    #variants: Doctrine\ORM\PersistentCollection {#7743 …}
    #options: Doctrine\ORM\PersistentCollection {#7915 …}
    #associations: Doctrine\ORM\PersistentCollection {#7899 …}
    #createdAt: DateTime @1751039588 {#7274
      date: 2025-06-27 17:53:08.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#7322
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7921 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7920
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7310}
        #id: 40025
        #name: "IEEE 2401:2015"
        #slug: "ieee-2401-2015-ieee00005813-242906"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          A method is provided for specifying a common interoperable format for electronic systems design. The format provides a common way to specify information/data about the project management, netlists, components, design rules, and geometries used in Large-Scale Integrated Circuit-Package-Board designs. The method provides the ability to make electronic systems a key consideration early in the design process; design tools can use it to exchange<br />\n
          information/data seamlessly.<br />\n
          \t\t\t\t<br />\n
          This standard defines a common interoperable format that will be used for the design of a) large-scale integration (LSI), b) packages for such LSI, and c) printed circuit boards on which the packaged LSI are interconnected. Collectively, such designs are referred to as” LSI-Package-Board” (LPB) designs. The format provides a common way to specify information/data about the project management, netlists, components, design rules, and geometries used in LPB designs.<br />\n
          The general purpose of this standard is to develop a common format that LPB design tools can use to exchange information/data seamlessly, as opposed to having to work with multiple different input and output formats.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard Format for LSI-Package-Board Interoperable Design"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7533 …}
    #channels: Doctrine\ORM\PersistentCollection {#7627 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7612 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7644 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7389 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1582153200 {#7292
      date: 2020-02-20 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1450393200 {#7318
      date: 2015-12-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "2401"
    -bookCollection: ""
    -pageCount: 206
    -documents: Doctrine\ORM\PersistentCollection {#7464 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7499 …}
  }
  +label: "Historical"
  +icon: "historical"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}

[
  "product" => App\Entity\Product\Product {#128498
    #id: 10103
    #code: "IEEE00003641"
    #attributes: Doctrine\ORM\PersistentCollection {#128522 …}
    #variants: Doctrine\ORM\PersistentCollection {#128520 …}
    #options: Doctrine\ORM\PersistentCollection {#128515 …}
    #associations: Doctrine\ORM\PersistentCollection {#128518 …}
    #createdAt: DateTime @1751038817 {#128511
      date: 2025-06-27 17:40:17.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#128504
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#128533 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#128622
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#128498}
        #id: 35421
        #name: "IEEE 1364:2005"
        #slug: "ieee-1364-2005-ieee00003641-241755"
        #description: """
          Revision Standard - Superseded.<br />\n
          The Verilog hardware description language (HDL) is defined in this standard. Verilog HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine-readable and human-readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. The primary audiences for this standard are the implementers of tools supporting the language and advanced users of the language.<br />\n
          (Supersedes IEEE Std 1364-2001. Superseded by IEEE Std 1800-2009).<br />\n
          \t\t\t\t<br />\n
          Verilog is a hardware description language (HDL) that was standardized as IEEE Std 1364™-1995 and first revised as IEEE Std 1364-2001. This revision corrects and clarifies features ambiguously described in the 1995 and 2001 editions. It also resolves incompatibilities and inconsistencies of IEEE 1364-2001 with IEEE Std 1800™-2005.<br />\n
          The intent of this standard is to serve as a complete specification of the Verilog HDL. This standard contains the following:<br />\n
          — The formal syntax and semantics of all Verilog HDL constructs<br />\n
          — The formal syntax and semantics of standard delay format (SDF) constructs<br />\n
          — Simulation system tasks and functions, such as text output display commands<br />\n
          — Compiler directives, such as text substitution macros and simulation time scaling<br />\n
          — The programming language interface (PLI) binding mechanism<br />\n
          — The formal syntax and semantics of the Verilog procedural interface (VPI)<br />\n
          — Informative usage examples<br />\n
          — Informative delay model for SDF<br />\n
          — The VPI header file<br />\n
          The purpose of the original document, IEEE Std 1364-2001, was to provide an industry standard based on the Verilog Hardware Description Language. The reason for the document's revision is to incorporate corrections that have been identified by the working group since 1364-1995 and 1364-2001 were published by the IEEE.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Verilog Hardware Description Language"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#128531 …}
    #channels: Doctrine\ORM\PersistentCollection {#128524 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#128528 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#128526 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#128538 …}
    -apiLastModifiedAt: DateTime @1754517600 {#128497
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1616454000 {#128546
      date: 2021-03-23 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1144360800 {#128517
      date: 2006-04-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1364"
    -bookCollection: ""
    -pageCount: 590
    -documents: Doctrine\ORM\PersistentCollection {#128537 …}
    -favorites: Doctrine\ORM\PersistentCollection {#128535 …}
  }
  "layout" => "vertical"
  "showPrice" => true
  "showStatusBadges" => true
  "additionalClasses" => "product__teaser--with-grey-border"
  "hasStretchedLink" => true
  "hoverType" => "shadow"
  "linkLabel" => "See more"
]

App\Twig\Components\ProductCard {#128590
  +product: App\Entity\Product\Product {#128498
    #id: 10103
    #code: "IEEE00003641"
    #attributes: Doctrine\ORM\PersistentCollection {#128522 …}
    #variants: Doctrine\ORM\PersistentCollection {#128520 …}
    #options: Doctrine\ORM\PersistentCollection {#128515 …}
    #associations: Doctrine\ORM\PersistentCollection {#128518 …}
    #createdAt: DateTime @1751038817 {#128511
      date: 2025-06-27 17:40:17.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#128504
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#128533 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#128622
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#128498}
        #id: 35421
        #name: "IEEE 1364:2005"
        #slug: "ieee-1364-2005-ieee00003641-241755"
        #description: """
          Revision Standard - Superseded.<br />\n
          The Verilog hardware description language (HDL) is defined in this standard. Verilog HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine-readable and human-readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. The primary audiences for this standard are the implementers of tools supporting the language and advanced users of the language.<br />\n
          (Supersedes IEEE Std 1364-2001. Superseded by IEEE Std 1800-2009).<br />\n
          \t\t\t\t<br />\n
          Verilog is a hardware description language (HDL) that was standardized as IEEE Std 1364™-1995 and first revised as IEEE Std 1364-2001. This revision corrects and clarifies features ambiguously described in the 1995 and 2001 editions. It also resolves incompatibilities and inconsistencies of IEEE 1364-2001 with IEEE Std 1800™-2005.<br />\n
          The intent of this standard is to serve as a complete specification of the Verilog HDL. This standard contains the following:<br />\n
          — The formal syntax and semantics of all Verilog HDL constructs<br />\n
          — The formal syntax and semantics of standard delay format (SDF) constructs<br />\n
          — Simulation system tasks and functions, such as text output display commands<br />\n
          — Compiler directives, such as text substitution macros and simulation time scaling<br />\n
          — The programming language interface (PLI) binding mechanism<br />\n
          — The formal syntax and semantics of the Verilog procedural interface (VPI)<br />\n
          — Informative usage examples<br />\n
          — Informative delay model for SDF<br />\n
          — The VPI header file<br />\n
          The purpose of the original document, IEEE Std 1364-2001, was to provide an industry standard based on the Verilog Hardware Description Language. The reason for the document's revision is to incorporate corrections that have been identified by the working group since 1364-1995 and 1364-2001 were published by the IEEE.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Verilog Hardware Description Language"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#128531 …}
    #channels: Doctrine\ORM\PersistentCollection {#128524 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#128528 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#128526 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#128538 …}
    -apiLastModifiedAt: DateTime @1754517600 {#128497
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1616454000 {#128546
      date: 2021-03-23 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1144360800 {#128517
      date: 2006-04-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1364"
    -bookCollection: ""
    -pageCount: 590
    -documents: Doctrine\ORM\PersistentCollection {#128537 …}
    -favorites: Doctrine\ORM\PersistentCollection {#128535 …}
  }
  +layout: "vertical"
  +showPrice: true
  +showStatusBadges: true
  +additionalClasses: "product__teaser--with-grey-border"
  +linkLabel: "See more"
  +imageFilter: "product_thumbnail_teaser"
  +hasStretchedLink: true
  +backgroundColor: "white"
  +hoverType: "shadow"
}

[
  "product" => App\Entity\Product\Product {#128498
    #id: 10103
    #code: "IEEE00003641"
    #attributes: Doctrine\ORM\PersistentCollection {#128522 …}
    #variants: Doctrine\ORM\PersistentCollection {#128520 …}
    #options: Doctrine\ORM\PersistentCollection {#128515 …}
    #associations: Doctrine\ORM\PersistentCollection {#128518 …}
    #createdAt: DateTime @1751038817 {#128511
      date: 2025-06-27 17:40:17.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#128504
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#128533 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#128622
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#128498}
        #id: 35421
        #name: "IEEE 1364:2005"
        #slug: "ieee-1364-2005-ieee00003641-241755"
        #description: """
          Revision Standard - Superseded.<br />\n
          The Verilog hardware description language (HDL) is defined in this standard. Verilog HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine-readable and human-readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. The primary audiences for this standard are the implementers of tools supporting the language and advanced users of the language.<br />\n
          (Supersedes IEEE Std 1364-2001. Superseded by IEEE Std 1800-2009).<br />\n
          \t\t\t\t<br />\n
          Verilog is a hardware description language (HDL) that was standardized as IEEE Std 1364™-1995 and first revised as IEEE Std 1364-2001. This revision corrects and clarifies features ambiguously described in the 1995 and 2001 editions. It also resolves incompatibilities and inconsistencies of IEEE 1364-2001 with IEEE Std 1800™-2005.<br />\n
          The intent of this standard is to serve as a complete specification of the Verilog HDL. This standard contains the following:<br />\n
          — The formal syntax and semantics of all Verilog HDL constructs<br />\n
          — The formal syntax and semantics of standard delay format (SDF) constructs<br />\n
          — Simulation system tasks and functions, such as text output display commands<br />\n
          — Compiler directives, such as text substitution macros and simulation time scaling<br />\n
          — The programming language interface (PLI) binding mechanism<br />\n
          — The formal syntax and semantics of the Verilog procedural interface (VPI)<br />\n
          — Informative usage examples<br />\n
          — Informative delay model for SDF<br />\n
          — The VPI header file<br />\n
          The purpose of the original document, IEEE Std 1364-2001, was to provide an industry standard based on the Verilog Hardware Description Language. The reason for the document's revision is to incorporate corrections that have been identified by the working group since 1364-1995 and 1364-2001 were published by the IEEE.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Verilog Hardware Description Language"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#128531 …}
    #channels: Doctrine\ORM\PersistentCollection {#128524 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#128528 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#128526 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#128538 …}
    -apiLastModifiedAt: DateTime @1754517600 {#128497
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1616454000 {#128546
      date: 2021-03-23 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1144360800 {#128517
      date: 2006-04-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1364"
    -bookCollection: ""
    -pageCount: 590
    -documents: Doctrine\ORM\PersistentCollection {#128537 …}
    -favorites: Doctrine\ORM\PersistentCollection {#128535 …}
  }
]

[
  "showFullLabel" => false
]

App\Twig\Components\ProductState {#128626
  +product: App\Entity\Product\Product {#128498
    #id: 10103
    #code: "IEEE00003641"
    #attributes: Doctrine\ORM\PersistentCollection {#128522 …}
    #variants: Doctrine\ORM\PersistentCollection {#128520 …}
    #options: Doctrine\ORM\PersistentCollection {#128515 …}
    #associations: Doctrine\ORM\PersistentCollection {#128518 …}
    #createdAt: DateTime @1751038817 {#128511
      date: 2025-06-27 17:40:17.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#128504
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#128533 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#128622
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#128498}
        #id: 35421
        #name: "IEEE 1364:2005"
        #slug: "ieee-1364-2005-ieee00003641-241755"
        #description: """
          Revision Standard - Superseded.<br />\n
          The Verilog hardware description language (HDL) is defined in this standard. Verilog HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine-readable and human-readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. The primary audiences for this standard are the implementers of tools supporting the language and advanced users of the language.<br />\n
          (Supersedes IEEE Std 1364-2001. Superseded by IEEE Std 1800-2009).<br />\n
          \t\t\t\t<br />\n
          Verilog is a hardware description language (HDL) that was standardized as IEEE Std 1364™-1995 and first revised as IEEE Std 1364-2001. This revision corrects and clarifies features ambiguously described in the 1995 and 2001 editions. It also resolves incompatibilities and inconsistencies of IEEE 1364-2001 with IEEE Std 1800™-2005.<br />\n
          The intent of this standard is to serve as a complete specification of the Verilog HDL. This standard contains the following:<br />\n
          — The formal syntax and semantics of all Verilog HDL constructs<br />\n
          — The formal syntax and semantics of standard delay format (SDF) constructs<br />\n
          — Simulation system tasks and functions, such as text output display commands<br />\n
          — Compiler directives, such as text substitution macros and simulation time scaling<br />\n
          — The programming language interface (PLI) binding mechanism<br />\n
          — The formal syntax and semantics of the Verilog procedural interface (VPI)<br />\n
          — Informative usage examples<br />\n
          — Informative delay model for SDF<br />\n
          — The VPI header file<br />\n
          The purpose of the original document, IEEE Std 1364-2001, was to provide an industry standard based on the Verilog Hardware Description Language. The reason for the document's revision is to incorporate corrections that have been identified by the working group since 1364-1995 and 1364-2001 were published by the IEEE.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Verilog Hardware Description Language"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#128531 …}
    #channels: Doctrine\ORM\PersistentCollection {#128524 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#128528 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#128526 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#128538 …}
    -apiLastModifiedAt: DateTime @1754517600 {#128497
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1616454000 {#128546
      date: 2021-03-23 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1144360800 {#128517
      date: 2006-04-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1364"
    -bookCollection: ""
    -pageCount: 590
    -documents: Doctrine\ORM\PersistentCollection {#128537 …}
    -favorites: Doctrine\ORM\PersistentCollection {#128535 …}
  }
  +appearance: "state-suspended"
  +labels: [
    "Superseded"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}

[
  "product" => App\Entity\Product\Product {#128498
    #id: 10103
    #code: "IEEE00003641"
    #attributes: Doctrine\ORM\PersistentCollection {#128522 …}
    #variants: Doctrine\ORM\PersistentCollection {#128520 …}
    #options: Doctrine\ORM\PersistentCollection {#128515 …}
    #associations: Doctrine\ORM\PersistentCollection {#128518 …}
    #createdAt: DateTime @1751038817 {#128511
      date: 2025-06-27 17:40:17.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#128504
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#128533 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#128622
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#128498}
        #id: 35421
        #name: "IEEE 1364:2005"
        #slug: "ieee-1364-2005-ieee00003641-241755"
        #description: """
          Revision Standard - Superseded.<br />\n
          The Verilog hardware description language (HDL) is defined in this standard. Verilog HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine-readable and human-readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. The primary audiences for this standard are the implementers of tools supporting the language and advanced users of the language.<br />\n
          (Supersedes IEEE Std 1364-2001. Superseded by IEEE Std 1800-2009).<br />\n
          \t\t\t\t<br />\n
          Verilog is a hardware description language (HDL) that was standardized as IEEE Std 1364™-1995 and first revised as IEEE Std 1364-2001. This revision corrects and clarifies features ambiguously described in the 1995 and 2001 editions. It also resolves incompatibilities and inconsistencies of IEEE 1364-2001 with IEEE Std 1800™-2005.<br />\n
          The intent of this standard is to serve as a complete specification of the Verilog HDL. This standard contains the following:<br />\n
          — The formal syntax and semantics of all Verilog HDL constructs<br />\n
          — The formal syntax and semantics of standard delay format (SDF) constructs<br />\n
          — Simulation system tasks and functions, such as text output display commands<br />\n
          — Compiler directives, such as text substitution macros and simulation time scaling<br />\n
          — The programming language interface (PLI) binding mechanism<br />\n
          — The formal syntax and semantics of the Verilog procedural interface (VPI)<br />\n
          — Informative usage examples<br />\n
          — Informative delay model for SDF<br />\n
          — The VPI header file<br />\n
          The purpose of the original document, IEEE Std 1364-2001, was to provide an industry standard based on the Verilog Hardware Description Language. The reason for the document's revision is to incorporate corrections that have been identified by the working group since 1364-1995 and 1364-2001 were published by the IEEE.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Verilog Hardware Description Language"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#128531 …}
    #channels: Doctrine\ORM\PersistentCollection {#128524 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#128528 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#128526 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#128538 …}
    -apiLastModifiedAt: DateTime @1754517600 {#128497
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1616454000 {#128546
      date: 2021-03-23 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1144360800 {#128517
      date: 2006-04-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1364"
    -bookCollection: ""
    -pageCount: 590
    -documents: Doctrine\ORM\PersistentCollection {#128537 …}
    -favorites: Doctrine\ORM\PersistentCollection {#128535 …}
  }
]

App\Twig\Components\ProductMostRecent {#128704
  +product: App\Entity\Product\Product {#128498
    #id: 10103
    #code: "IEEE00003641"
    #attributes: Doctrine\ORM\PersistentCollection {#128522 …}
    #variants: Doctrine\ORM\PersistentCollection {#128520 …}
    #options: Doctrine\ORM\PersistentCollection {#128515 …}
    #associations: Doctrine\ORM\PersistentCollection {#128518 …}
    #createdAt: DateTime @1751038817 {#128511
      date: 2025-06-27 17:40:17.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#128504
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#128533 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#128622
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#128498}
        #id: 35421
        #name: "IEEE 1364:2005"
        #slug: "ieee-1364-2005-ieee00003641-241755"
        #description: """
          Revision Standard - Superseded.<br />\n
          The Verilog hardware description language (HDL) is defined in this standard. Verilog HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine-readable and human-readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. The primary audiences for this standard are the implementers of tools supporting the language and advanced users of the language.<br />\n
          (Supersedes IEEE Std 1364-2001. Superseded by IEEE Std 1800-2009).<br />\n
          \t\t\t\t<br />\n
          Verilog is a hardware description language (HDL) that was standardized as IEEE Std 1364™-1995 and first revised as IEEE Std 1364-2001. This revision corrects and clarifies features ambiguously described in the 1995 and 2001 editions. It also resolves incompatibilities and inconsistencies of IEEE 1364-2001 with IEEE Std 1800™-2005.<br />\n
          The intent of this standard is to serve as a complete specification of the Verilog HDL. This standard contains the following:<br />\n
          — The formal syntax and semantics of all Verilog HDL constructs<br />\n
          — The formal syntax and semantics of standard delay format (SDF) constructs<br />\n
          — Simulation system tasks and functions, such as text output display commands<br />\n
          — Compiler directives, such as text substitution macros and simulation time scaling<br />\n
          — The programming language interface (PLI) binding mechanism<br />\n
          — The formal syntax and semantics of the Verilog procedural interface (VPI)<br />\n
          — Informative usage examples<br />\n
          — Informative delay model for SDF<br />\n
          — The VPI header file<br />\n
          The purpose of the original document, IEEE Std 1364-2001, was to provide an industry standard based on the Verilog Hardware Description Language. The reason for the document's revision is to incorporate corrections that have been identified by the working group since 1364-1995 and 1364-2001 were published by the IEEE.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Verilog Hardware Description Language"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#128531 …}
    #channels: Doctrine\ORM\PersistentCollection {#128524 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#128528 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#128526 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#128538 …}
    -apiLastModifiedAt: DateTime @1754517600 {#128497
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1616454000 {#128546
      date: 2021-03-23 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1144360800 {#128517
      date: 2006-04-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1364"
    -bookCollection: ""
    -pageCount: 590
    -documents: Doctrine\ORM\PersistentCollection {#128537 …}
    -favorites: Doctrine\ORM\PersistentCollection {#128535 …}
  }
  +label: "Historical"
  +icon: "historical"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}