Symfony Profiler

[
  "product" => App\Entity\Product\Product {#7270
    #id: 10022
    #code: "IEEE00003466"
    #attributes: Doctrine\ORM\PersistentCollection {#7701 …}
    #variants: Doctrine\ORM\PersistentCollection {#7744 …}
    #options: Doctrine\ORM\PersistentCollection {#7916 …}
    #associations: Doctrine\ORM\PersistentCollection {#7900 …}
    #createdAt: DateTime @1751038753 {#7306
      date: 2025-06-27 17:39:13.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#7322
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7922 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7921
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7270}
        #id: 35097
        #name: "IEEE 1076.6:2004"
        #slug: "ieee-1076-6-2004-ieee00003466-241674"
        #description: """
          Revision Standard - Inactive-Withdrawn.<br />\n
          This document specifies a standard for use of very high-speed integrated circuit hardware<br />\n
          description language (VHDL) to model synthesizable register-transfer level digital logic. A<br />\n
          standard syntax and semantics for VHDL register-transfer level synthesis is defined. The subset of<br />\n
          the VHDL language, which is synthesizable, is described, and nonsynthesizable VHDL constructs<br />\n
          are identified that should be ignored or flagged as errors.<br />\n
          \t\t\t\t<br />\n
          The standard describes a standard syntax and semantics for VHDL RTL synthesis. It defines the subset of IEEE 1076 (VHDL) that is suitable for RTL synthesis and defines the semantics of that subset for the synthesis domain. The intent of this revision is to include a maximum subset of VHDL that can be used to describe synthesizable RTL logic. This includes considering new features introduced by IEEE Std 1076-1993, IEEE Std 1076-2002, new semantics based on algorithmic styles rather than template-driven, and a set of synthesis attributes that can be used to annotate an RTL description.<br />\n
          The purpose of the standard is to define a syntax and semantics that can be used in common by all compliant RTL synthesis tools to achieve uniformity of results in a similar manner to which simulation tools use the IEEE 1076 standard. The original standard defined a syntax and semantics that was common amongst all synthesis tools at the time that it was created. The new standard expands the original purpose by including a maximal subset of VHDL that can be synthesized.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis"
        -notes: "Inactive-Withdrawn"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7534 …}
    #channels: Doctrine\ORM\PersistentCollection {#7628 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7274 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7613 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7645 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7321 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#7291
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1097445600 {#7318
      date: 2004-10-11 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1262991600 {#7314
      date: 2010-01-09 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1076.6"
    -bookCollection: ""
    -pageCount: 118
    -documents: Doctrine\ORM\PersistentCollection {#7465 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7500 …}
  }
  "showFullLabel" => "true"
]

[
  "showFullLabel" => "true"
]

App\Twig\Components\ProductState {#92892
  +product: App\Entity\Product\Product {#7270
    #id: 10022
    #code: "IEEE00003466"
    #attributes: Doctrine\ORM\PersistentCollection {#7701 …}
    #variants: Doctrine\ORM\PersistentCollection {#7744 …}
    #options: Doctrine\ORM\PersistentCollection {#7916 …}
    #associations: Doctrine\ORM\PersistentCollection {#7900 …}
    #createdAt: DateTime @1751038753 {#7306
      date: 2025-06-27 17:39:13.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#7322
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7922 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7921
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7270}
        #id: 35097
        #name: "IEEE 1076.6:2004"
        #slug: "ieee-1076-6-2004-ieee00003466-241674"
        #description: """
          Revision Standard - Inactive-Withdrawn.<br />\n
          This document specifies a standard for use of very high-speed integrated circuit hardware<br />\n
          description language (VHDL) to model synthesizable register-transfer level digital logic. A<br />\n
          standard syntax and semantics for VHDL register-transfer level synthesis is defined. The subset of<br />\n
          the VHDL language, which is synthesizable, is described, and nonsynthesizable VHDL constructs<br />\n
          are identified that should be ignored or flagged as errors.<br />\n
          \t\t\t\t<br />\n
          The standard describes a standard syntax and semantics for VHDL RTL synthesis. It defines the subset of IEEE 1076 (VHDL) that is suitable for RTL synthesis and defines the semantics of that subset for the synthesis domain. The intent of this revision is to include a maximum subset of VHDL that can be used to describe synthesizable RTL logic. This includes considering new features introduced by IEEE Std 1076-1993, IEEE Std 1076-2002, new semantics based on algorithmic styles rather than template-driven, and a set of synthesis attributes that can be used to annotate an RTL description.<br />\n
          The purpose of the standard is to define a syntax and semantics that can be used in common by all compliant RTL synthesis tools to achieve uniformity of results in a similar manner to which simulation tools use the IEEE 1076 standard. The original standard defined a syntax and semantics that was common amongst all synthesis tools at the time that it was created. The new standard expands the original purpose by including a maximal subset of VHDL that can be synthesized.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis"
        -notes: "Inactive-Withdrawn"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7534 …}
    #channels: Doctrine\ORM\PersistentCollection {#7628 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7274 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7613 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7645 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7321 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#7291
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1097445600 {#7318
      date: 2004-10-11 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1262991600 {#7314
      date: 2010-01-09 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1076.6"
    -bookCollection: ""
    -pageCount: 118
    -documents: Doctrine\ORM\PersistentCollection {#7465 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7500 …}
  }
  +appearance: "state-withdrawn"
  +labels: [
    "Withdrawn"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}

[
  "product" => App\Entity\Product\Product {#7270
    #id: 10022
    #code: "IEEE00003466"
    #attributes: Doctrine\ORM\PersistentCollection {#7701 …}
    #variants: Doctrine\ORM\PersistentCollection {#7744 …}
    #options: Doctrine\ORM\PersistentCollection {#7916 …}
    #associations: Doctrine\ORM\PersistentCollection {#7900 …}
    #createdAt: DateTime @1751038753 {#7306
      date: 2025-06-27 17:39:13.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#7322
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7922 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7921
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7270}
        #id: 35097
        #name: "IEEE 1076.6:2004"
        #slug: "ieee-1076-6-2004-ieee00003466-241674"
        #description: """
          Revision Standard - Inactive-Withdrawn.<br />\n
          This document specifies a standard for use of very high-speed integrated circuit hardware<br />\n
          description language (VHDL) to model synthesizable register-transfer level digital logic. A<br />\n
          standard syntax and semantics for VHDL register-transfer level synthesis is defined. The subset of<br />\n
          the VHDL language, which is synthesizable, is described, and nonsynthesizable VHDL constructs<br />\n
          are identified that should be ignored or flagged as errors.<br />\n
          \t\t\t\t<br />\n
          The standard describes a standard syntax and semantics for VHDL RTL synthesis. It defines the subset of IEEE 1076 (VHDL) that is suitable for RTL synthesis and defines the semantics of that subset for the synthesis domain. The intent of this revision is to include a maximum subset of VHDL that can be used to describe synthesizable RTL logic. This includes considering new features introduced by IEEE Std 1076-1993, IEEE Std 1076-2002, new semantics based on algorithmic styles rather than template-driven, and a set of synthesis attributes that can be used to annotate an RTL description.<br />\n
          The purpose of the standard is to define a syntax and semantics that can be used in common by all compliant RTL synthesis tools to achieve uniformity of results in a similar manner to which simulation tools use the IEEE 1076 standard. The original standard defined a syntax and semantics that was common amongst all synthesis tools at the time that it was created. The new standard expands the original purpose by including a maximal subset of VHDL that can be synthesized.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis"
        -notes: "Inactive-Withdrawn"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7534 …}
    #channels: Doctrine\ORM\PersistentCollection {#7628 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7274 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7613 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7645 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7321 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#7291
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1097445600 {#7318
      date: 2004-10-11 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1262991600 {#7314
      date: 2010-01-09 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1076.6"
    -bookCollection: ""
    -pageCount: 118
    -documents: Doctrine\ORM\PersistentCollection {#7465 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7500 …}
  }
]

App\Twig\Components\ProductType {#93063
  +product: App\Entity\Product\Product {#7270
    #id: 10022
    #code: "IEEE00003466"
    #attributes: Doctrine\ORM\PersistentCollection {#7701 …}
    #variants: Doctrine\ORM\PersistentCollection {#7744 …}
    #options: Doctrine\ORM\PersistentCollection {#7916 …}
    #associations: Doctrine\ORM\PersistentCollection {#7900 …}
    #createdAt: DateTime @1751038753 {#7306
      date: 2025-06-27 17:39:13.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#7322
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7922 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7921
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7270}
        #id: 35097
        #name: "IEEE 1076.6:2004"
        #slug: "ieee-1076-6-2004-ieee00003466-241674"
        #description: """
          Revision Standard - Inactive-Withdrawn.<br />\n
          This document specifies a standard for use of very high-speed integrated circuit hardware<br />\n
          description language (VHDL) to model synthesizable register-transfer level digital logic. A<br />\n
          standard syntax and semantics for VHDL register-transfer level synthesis is defined. The subset of<br />\n
          the VHDL language, which is synthesizable, is described, and nonsynthesizable VHDL constructs<br />\n
          are identified that should be ignored or flagged as errors.<br />\n
          \t\t\t\t<br />\n
          The standard describes a standard syntax and semantics for VHDL RTL synthesis. It defines the subset of IEEE 1076 (VHDL) that is suitable for RTL synthesis and defines the semantics of that subset for the synthesis domain. The intent of this revision is to include a maximum subset of VHDL that can be used to describe synthesizable RTL logic. This includes considering new features introduced by IEEE Std 1076-1993, IEEE Std 1076-2002, new semantics based on algorithmic styles rather than template-driven, and a set of synthesis attributes that can be used to annotate an RTL description.<br />\n
          The purpose of the standard is to define a syntax and semantics that can be used in common by all compliant RTL synthesis tools to achieve uniformity of results in a similar manner to which simulation tools use the IEEE 1076 standard. The original standard defined a syntax and semantics that was common amongst all synthesis tools at the time that it was created. The new standard expands the original purpose by including a maximal subset of VHDL that can be synthesized.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis"
        -notes: "Inactive-Withdrawn"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7534 …}
    #channels: Doctrine\ORM\PersistentCollection {#7628 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7274 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7613 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7645 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7321 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#7291
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1097445600 {#7318
      date: 2004-10-11 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1262991600 {#7314
      date: 2010-01-09 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1076.6"
    -bookCollection: ""
    -pageCount: 118
    -documents: Doctrine\ORM\PersistentCollection {#7465 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7500 …}
  }
  +label: "Standard"
  -typeAttributeCode: "type"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}

[
  "product" => App\Entity\Product\Product {#7270
    #id: 10022
    #code: "IEEE00003466"
    #attributes: Doctrine\ORM\PersistentCollection {#7701 …}
    #variants: Doctrine\ORM\PersistentCollection {#7744 …}
    #options: Doctrine\ORM\PersistentCollection {#7916 …}
    #associations: Doctrine\ORM\PersistentCollection {#7900 …}
    #createdAt: DateTime @1751038753 {#7306
      date: 2025-06-27 17:39:13.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#7322
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7922 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7921
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7270}
        #id: 35097
        #name: "IEEE 1076.6:2004"
        #slug: "ieee-1076-6-2004-ieee00003466-241674"
        #description: """
          Revision Standard - Inactive-Withdrawn.<br />\n
          This document specifies a standard for use of very high-speed integrated circuit hardware<br />\n
          description language (VHDL) to model synthesizable register-transfer level digital logic. A<br />\n
          standard syntax and semantics for VHDL register-transfer level synthesis is defined. The subset of<br />\n
          the VHDL language, which is synthesizable, is described, and nonsynthesizable VHDL constructs<br />\n
          are identified that should be ignored or flagged as errors.<br />\n
          \t\t\t\t<br />\n
          The standard describes a standard syntax and semantics for VHDL RTL synthesis. It defines the subset of IEEE 1076 (VHDL) that is suitable for RTL synthesis and defines the semantics of that subset for the synthesis domain. The intent of this revision is to include a maximum subset of VHDL that can be used to describe synthesizable RTL logic. This includes considering new features introduced by IEEE Std 1076-1993, IEEE Std 1076-2002, new semantics based on algorithmic styles rather than template-driven, and a set of synthesis attributes that can be used to annotate an RTL description.<br />\n
          The purpose of the standard is to define a syntax and semantics that can be used in common by all compliant RTL synthesis tools to achieve uniformity of results in a similar manner to which simulation tools use the IEEE 1076 standard. The original standard defined a syntax and semantics that was common amongst all synthesis tools at the time that it was created. The new standard expands the original purpose by including a maximal subset of VHDL that can be synthesized.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis"
        -notes: "Inactive-Withdrawn"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7534 …}
    #channels: Doctrine\ORM\PersistentCollection {#7628 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7274 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7613 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7645 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7321 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#7291
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1097445600 {#7318
      date: 2004-10-11 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1262991600 {#7314
      date: 2010-01-09 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1076.6"
    -bookCollection: ""
    -pageCount: 118
    -documents: Doctrine\ORM\PersistentCollection {#7465 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7500 …}
  }
]

App\Twig\Components\ProductMostRecent {#93138
  +product: App\Entity\Product\Product {#7270
    #id: 10022
    #code: "IEEE00003466"
    #attributes: Doctrine\ORM\PersistentCollection {#7701 …}
    #variants: Doctrine\ORM\PersistentCollection {#7744 …}
    #options: Doctrine\ORM\PersistentCollection {#7916 …}
    #associations: Doctrine\ORM\PersistentCollection {#7900 …}
    #createdAt: DateTime @1751038753 {#7306
      date: 2025-06-27 17:39:13.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#7322
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7922 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7921
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7270}
        #id: 35097
        #name: "IEEE 1076.6:2004"
        #slug: "ieee-1076-6-2004-ieee00003466-241674"
        #description: """
          Revision Standard - Inactive-Withdrawn.<br />\n
          This document specifies a standard for use of very high-speed integrated circuit hardware<br />\n
          description language (VHDL) to model synthesizable register-transfer level digital logic. A<br />\n
          standard syntax and semantics for VHDL register-transfer level synthesis is defined. The subset of<br />\n
          the VHDL language, which is synthesizable, is described, and nonsynthesizable VHDL constructs<br />\n
          are identified that should be ignored or flagged as errors.<br />\n
          \t\t\t\t<br />\n
          The standard describes a standard syntax and semantics for VHDL RTL synthesis. It defines the subset of IEEE 1076 (VHDL) that is suitable for RTL synthesis and defines the semantics of that subset for the synthesis domain. The intent of this revision is to include a maximum subset of VHDL that can be used to describe synthesizable RTL logic. This includes considering new features introduced by IEEE Std 1076-1993, IEEE Std 1076-2002, new semantics based on algorithmic styles rather than template-driven, and a set of synthesis attributes that can be used to annotate an RTL description.<br />\n
          The purpose of the standard is to define a syntax and semantics that can be used in common by all compliant RTL synthesis tools to achieve uniformity of results in a similar manner to which simulation tools use the IEEE 1076 standard. The original standard defined a syntax and semantics that was common amongst all synthesis tools at the time that it was created. The new standard expands the original purpose by including a maximal subset of VHDL that can be synthesized.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis"
        -notes: "Inactive-Withdrawn"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7534 …}
    #channels: Doctrine\ORM\PersistentCollection {#7628 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7274 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7613 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7645 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7321 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#7291
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1097445600 {#7318
      date: 2004-10-11 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1262991600 {#7314
      date: 2010-01-09 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1076.6"
    -bookCollection: ""
    -pageCount: 118
    -documents: Doctrine\ORM\PersistentCollection {#7465 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7500 …}
  }
  +label: "Most Recent"
  +icon: "check-xs"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}

[
  "product" => App\Entity\Product\Product {#100129
    #id: 9100
    #code: "IEEE00001619"
    #attributes: Doctrine\ORM\PersistentCollection {#100112 …}
    #variants: Doctrine\ORM\PersistentCollection {#100109 …}
    #options: Doctrine\ORM\PersistentCollection {#100105 …}
    #associations: Doctrine\ORM\PersistentCollection {#100107 …}
    #createdAt: DateTime @1751037971 {#100137
      date: 2025-06-27 17:26:11.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#100110
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#100123 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#100147
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#100129}
        #id: 31409
        #name: "IEEE 1076.6:1999"
        #slug: "ieee-1076-6-1999-ieee00001619-240752"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          A standard syntax and semantics for VHDL register transfer level (RTL) synthesis is defined. The subset of IEEE 1076 (VHDL) that is suitable for RTL synthesis is defined, along with the semantics of that subset for the synthesis domain.<br />\n
          \t\t\t\t<br />\n
          This standard defines a means of writing VHSIC hardware description language (VHDL) that guarantees the interoperability of VHDL descriptions among any register transfer level (RTL) synthesis tools that comply with this standard. Compliant synthesis tools may have features above those required by this standard. This standard defines how the semantics of VHDL shall be used; for example, to model level- and edge-sensitive logic. It also describes the syntax of the language with reference to what shall be supported and what shall not be supported for interoperability.<br />\n
          The use of this standard should enhance the portability of VHDL designs across synthesis tools conforming to this standard. It should also minimize the potential for functional simulation mismatches between models both before and after they are synthesized.<br />\n
          To define syntax and semantics which can be used in common by all compliant RTL synthesis tools to achieve uniformity of results in a similar manner to which simulation tools use the current IEEE 1076 standard. This will allow users of synthesis tools to produce well-defined designs whose functional characteristics are independent of any particular synthesis implementation by making their designs compliant with this developed standard.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for VHDL Register Transfer Level Synthesis"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#100120 …}
    #channels: Doctrine\ORM\PersistentCollection {#100114 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7274 …}
    #reviews: Doctrine\ORM\PersistentCollection {#100118 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#100116 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100130 …}
    -apiLastModifiedAt: DateTime @1754517600 {#100097
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#100136
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @952642800 {#100135
      date: 2000-03-10 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1076.6"
    -bookCollection: ""
    -pageCount: 80
    -documents: Doctrine\ORM\PersistentCollection {#100127 …}
    -favorites: Doctrine\ORM\PersistentCollection {#100125 …}
  }
  "showFullLabel" => "true"
]

[
  "showFullLabel" => "true"
]

App\Twig\Components\ProductState {#100183
  +product: App\Entity\Product\Product {#100129
    #id: 9100
    #code: "IEEE00001619"
    #attributes: Doctrine\ORM\PersistentCollection {#100112 …}
    #variants: Doctrine\ORM\PersistentCollection {#100109 …}
    #options: Doctrine\ORM\PersistentCollection {#100105 …}
    #associations: Doctrine\ORM\PersistentCollection {#100107 …}
    #createdAt: DateTime @1751037971 {#100137
      date: 2025-06-27 17:26:11.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#100110
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#100123 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#100147
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#100129}
        #id: 31409
        #name: "IEEE 1076.6:1999"
        #slug: "ieee-1076-6-1999-ieee00001619-240752"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          A standard syntax and semantics for VHDL register transfer level (RTL) synthesis is defined. The subset of IEEE 1076 (VHDL) that is suitable for RTL synthesis is defined, along with the semantics of that subset for the synthesis domain.<br />\n
          \t\t\t\t<br />\n
          This standard defines a means of writing VHSIC hardware description language (VHDL) that guarantees the interoperability of VHDL descriptions among any register transfer level (RTL) synthesis tools that comply with this standard. Compliant synthesis tools may have features above those required by this standard. This standard defines how the semantics of VHDL shall be used; for example, to model level- and edge-sensitive logic. It also describes the syntax of the language with reference to what shall be supported and what shall not be supported for interoperability.<br />\n
          The use of this standard should enhance the portability of VHDL designs across synthesis tools conforming to this standard. It should also minimize the potential for functional simulation mismatches between models both before and after they are synthesized.<br />\n
          To define syntax and semantics which can be used in common by all compliant RTL synthesis tools to achieve uniformity of results in a similar manner to which simulation tools use the current IEEE 1076 standard. This will allow users of synthesis tools to produce well-defined designs whose functional characteristics are independent of any particular synthesis implementation by making their designs compliant with this developed standard.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for VHDL Register Transfer Level Synthesis"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#100120 …}
    #channels: Doctrine\ORM\PersistentCollection {#100114 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7274 …}
    #reviews: Doctrine\ORM\PersistentCollection {#100118 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#100116 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100130 …}
    -apiLastModifiedAt: DateTime @1754517600 {#100097
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#100136
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @952642800 {#100135
      date: 2000-03-10 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1076.6"
    -bookCollection: ""
    -pageCount: 80
    -documents: Doctrine\ORM\PersistentCollection {#100127 …}
    -favorites: Doctrine\ORM\PersistentCollection {#100125 …}
  }
  +appearance: "state-suspended"
  +labels: [
    "Superseded"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}

[
  "product" => App\Entity\Product\Product {#100129
    #id: 9100
    #code: "IEEE00001619"
    #attributes: Doctrine\ORM\PersistentCollection {#100112 …}
    #variants: Doctrine\ORM\PersistentCollection {#100109 …}
    #options: Doctrine\ORM\PersistentCollection {#100105 …}
    #associations: Doctrine\ORM\PersistentCollection {#100107 …}
    #createdAt: DateTime @1751037971 {#100137
      date: 2025-06-27 17:26:11.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#100110
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#100123 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#100147
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#100129}
        #id: 31409
        #name: "IEEE 1076.6:1999"
        #slug: "ieee-1076-6-1999-ieee00001619-240752"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          A standard syntax and semantics for VHDL register transfer level (RTL) synthesis is defined. The subset of IEEE 1076 (VHDL) that is suitable for RTL synthesis is defined, along with the semantics of that subset for the synthesis domain.<br />\n
          \t\t\t\t<br />\n
          This standard defines a means of writing VHSIC hardware description language (VHDL) that guarantees the interoperability of VHDL descriptions among any register transfer level (RTL) synthesis tools that comply with this standard. Compliant synthesis tools may have features above those required by this standard. This standard defines how the semantics of VHDL shall be used; for example, to model level- and edge-sensitive logic. It also describes the syntax of the language with reference to what shall be supported and what shall not be supported for interoperability.<br />\n
          The use of this standard should enhance the portability of VHDL designs across synthesis tools conforming to this standard. It should also minimize the potential for functional simulation mismatches between models both before and after they are synthesized.<br />\n
          To define syntax and semantics which can be used in common by all compliant RTL synthesis tools to achieve uniformity of results in a similar manner to which simulation tools use the current IEEE 1076 standard. This will allow users of synthesis tools to produce well-defined designs whose functional characteristics are independent of any particular synthesis implementation by making their designs compliant with this developed standard.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for VHDL Register Transfer Level Synthesis"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#100120 …}
    #channels: Doctrine\ORM\PersistentCollection {#100114 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7274 …}
    #reviews: Doctrine\ORM\PersistentCollection {#100118 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#100116 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100130 …}
    -apiLastModifiedAt: DateTime @1754517600 {#100097
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#100136
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @952642800 {#100135
      date: 2000-03-10 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1076.6"
    -bookCollection: ""
    -pageCount: 80
    -documents: Doctrine\ORM\PersistentCollection {#100127 …}
    -favorites: Doctrine\ORM\PersistentCollection {#100125 …}
  }
]

App\Twig\Components\ProductMostRecent {#100250
  +product: App\Entity\Product\Product {#100129
    #id: 9100
    #code: "IEEE00001619"
    #attributes: Doctrine\ORM\PersistentCollection {#100112 …}
    #variants: Doctrine\ORM\PersistentCollection {#100109 …}
    #options: Doctrine\ORM\PersistentCollection {#100105 …}
    #associations: Doctrine\ORM\PersistentCollection {#100107 …}
    #createdAt: DateTime @1751037971 {#100137
      date: 2025-06-27 17:26:11.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#100110
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#100123 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#100147
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#100129}
        #id: 31409
        #name: "IEEE 1076.6:1999"
        #slug: "ieee-1076-6-1999-ieee00001619-240752"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          A standard syntax and semantics for VHDL register transfer level (RTL) synthesis is defined. The subset of IEEE 1076 (VHDL) that is suitable for RTL synthesis is defined, along with the semantics of that subset for the synthesis domain.<br />\n
          \t\t\t\t<br />\n
          This standard defines a means of writing VHSIC hardware description language (VHDL) that guarantees the interoperability of VHDL descriptions among any register transfer level (RTL) synthesis tools that comply with this standard. Compliant synthesis tools may have features above those required by this standard. This standard defines how the semantics of VHDL shall be used; for example, to model level- and edge-sensitive logic. It also describes the syntax of the language with reference to what shall be supported and what shall not be supported for interoperability.<br />\n
          The use of this standard should enhance the portability of VHDL designs across synthesis tools conforming to this standard. It should also minimize the potential for functional simulation mismatches between models both before and after they are synthesized.<br />\n
          To define syntax and semantics which can be used in common by all compliant RTL synthesis tools to achieve uniformity of results in a similar manner to which simulation tools use the current IEEE 1076 standard. This will allow users of synthesis tools to produce well-defined designs whose functional characteristics are independent of any particular synthesis implementation by making their designs compliant with this developed standard.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for VHDL Register Transfer Level Synthesis"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#100120 …}
    #channels: Doctrine\ORM\PersistentCollection {#100114 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7274 …}
    #reviews: Doctrine\ORM\PersistentCollection {#100118 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#100116 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100130 …}
    -apiLastModifiedAt: DateTime @1754517600 {#100097
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#100136
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @952642800 {#100135
      date: 2000-03-10 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1076.6"
    -bookCollection: ""
    -pageCount: 80
    -documents: Doctrine\ORM\PersistentCollection {#100127 …}
    -favorites: Doctrine\ORM\PersistentCollection {#100125 …}
  }
  +label: "Historical"
  +icon: "historical"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}

[
  "product" => App\Entity\Product\Product {#7270
    #id: 10022
    #code: "IEEE00003466"
    #attributes: Doctrine\ORM\PersistentCollection {#7701 …}
    #variants: Doctrine\ORM\PersistentCollection {#7744 …}
    #options: Doctrine\ORM\PersistentCollection {#7916 …}
    #associations: Doctrine\ORM\PersistentCollection {#7900 …}
    #createdAt: DateTime @1751038753 {#7306
      date: 2025-06-27 17:39:13.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#7322
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7922 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7921
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7270}
        #id: 35097
        #name: "IEEE 1076.6:2004"
        #slug: "ieee-1076-6-2004-ieee00003466-241674"
        #description: """
          Revision Standard - Inactive-Withdrawn.<br />\n
          This document specifies a standard for use of very high-speed integrated circuit hardware<br />\n
          description language (VHDL) to model synthesizable register-transfer level digital logic. A<br />\n
          standard syntax and semantics for VHDL register-transfer level synthesis is defined. The subset of<br />\n
          the VHDL language, which is synthesizable, is described, and nonsynthesizable VHDL constructs<br />\n
          are identified that should be ignored or flagged as errors.<br />\n
          \t\t\t\t<br />\n
          The standard describes a standard syntax and semantics for VHDL RTL synthesis. It defines the subset of IEEE 1076 (VHDL) that is suitable for RTL synthesis and defines the semantics of that subset for the synthesis domain. The intent of this revision is to include a maximum subset of VHDL that can be used to describe synthesizable RTL logic. This includes considering new features introduced by IEEE Std 1076-1993, IEEE Std 1076-2002, new semantics based on algorithmic styles rather than template-driven, and a set of synthesis attributes that can be used to annotate an RTL description.<br />\n
          The purpose of the standard is to define a syntax and semantics that can be used in common by all compliant RTL synthesis tools to achieve uniformity of results in a similar manner to which simulation tools use the IEEE 1076 standard. The original standard defined a syntax and semantics that was common amongst all synthesis tools at the time that it was created. The new standard expands the original purpose by including a maximal subset of VHDL that can be synthesized.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis"
        -notes: "Inactive-Withdrawn"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7534 …}
    #channels: Doctrine\ORM\PersistentCollection {#7628 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7274 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7613 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7645 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7321 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#7291
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1097445600 {#7318
      date: 2004-10-11 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1262991600 {#7314
      date: 2010-01-09 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1076.6"
    -bookCollection: ""
    -pageCount: 118
    -documents: Doctrine\ORM\PersistentCollection {#7465 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7500 …}
  }
  "showFullLabel" => "true"
]

[
  "showFullLabel" => "true"
]

App\Twig\Components\ProductState {#106833
  +product: App\Entity\Product\Product {#7270
    #id: 10022
    #code: "IEEE00003466"
    #attributes: Doctrine\ORM\PersistentCollection {#7701 …}
    #variants: Doctrine\ORM\PersistentCollection {#7744 …}
    #options: Doctrine\ORM\PersistentCollection {#7916 …}
    #associations: Doctrine\ORM\PersistentCollection {#7900 …}
    #createdAt: DateTime @1751038753 {#7306
      date: 2025-06-27 17:39:13.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#7322
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7922 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7921
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7270}
        #id: 35097
        #name: "IEEE 1076.6:2004"
        #slug: "ieee-1076-6-2004-ieee00003466-241674"
        #description: """
          Revision Standard - Inactive-Withdrawn.<br />\n
          This document specifies a standard for use of very high-speed integrated circuit hardware<br />\n
          description language (VHDL) to model synthesizable register-transfer level digital logic. A<br />\n
          standard syntax and semantics for VHDL register-transfer level synthesis is defined. The subset of<br />\n
          the VHDL language, which is synthesizable, is described, and nonsynthesizable VHDL constructs<br />\n
          are identified that should be ignored or flagged as errors.<br />\n
          \t\t\t\t<br />\n
          The standard describes a standard syntax and semantics for VHDL RTL synthesis. It defines the subset of IEEE 1076 (VHDL) that is suitable for RTL synthesis and defines the semantics of that subset for the synthesis domain. The intent of this revision is to include a maximum subset of VHDL that can be used to describe synthesizable RTL logic. This includes considering new features introduced by IEEE Std 1076-1993, IEEE Std 1076-2002, new semantics based on algorithmic styles rather than template-driven, and a set of synthesis attributes that can be used to annotate an RTL description.<br />\n
          The purpose of the standard is to define a syntax and semantics that can be used in common by all compliant RTL synthesis tools to achieve uniformity of results in a similar manner to which simulation tools use the IEEE 1076 standard. The original standard defined a syntax and semantics that was common amongst all synthesis tools at the time that it was created. The new standard expands the original purpose by including a maximal subset of VHDL that can be synthesized.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis"
        -notes: "Inactive-Withdrawn"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7534 …}
    #channels: Doctrine\ORM\PersistentCollection {#7628 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7274 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7613 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7645 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7321 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#7291
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1097445600 {#7318
      date: 2004-10-11 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1262991600 {#7314
      date: 2010-01-09 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1076.6"
    -bookCollection: ""
    -pageCount: 118
    -documents: Doctrine\ORM\PersistentCollection {#7465 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7500 …}
  }
  +appearance: "state-withdrawn"
  +labels: [
    "Withdrawn"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}

[
  "product" => App\Entity\Product\Product {#7270
    #id: 10022
    #code: "IEEE00003466"
    #attributes: Doctrine\ORM\PersistentCollection {#7701 …}
    #variants: Doctrine\ORM\PersistentCollection {#7744 …}
    #options: Doctrine\ORM\PersistentCollection {#7916 …}
    #associations: Doctrine\ORM\PersistentCollection {#7900 …}
    #createdAt: DateTime @1751038753 {#7306
      date: 2025-06-27 17:39:13.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#7322
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7922 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7921
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7270}
        #id: 35097
        #name: "IEEE 1076.6:2004"
        #slug: "ieee-1076-6-2004-ieee00003466-241674"
        #description: """
          Revision Standard - Inactive-Withdrawn.<br />\n
          This document specifies a standard for use of very high-speed integrated circuit hardware<br />\n
          description language (VHDL) to model synthesizable register-transfer level digital logic. A<br />\n
          standard syntax and semantics for VHDL register-transfer level synthesis is defined. The subset of<br />\n
          the VHDL language, which is synthesizable, is described, and nonsynthesizable VHDL constructs<br />\n
          are identified that should be ignored or flagged as errors.<br />\n
          \t\t\t\t<br />\n
          The standard describes a standard syntax and semantics for VHDL RTL synthesis. It defines the subset of IEEE 1076 (VHDL) that is suitable for RTL synthesis and defines the semantics of that subset for the synthesis domain. The intent of this revision is to include a maximum subset of VHDL that can be used to describe synthesizable RTL logic. This includes considering new features introduced by IEEE Std 1076-1993, IEEE Std 1076-2002, new semantics based on algorithmic styles rather than template-driven, and a set of synthesis attributes that can be used to annotate an RTL description.<br />\n
          The purpose of the standard is to define a syntax and semantics that can be used in common by all compliant RTL synthesis tools to achieve uniformity of results in a similar manner to which simulation tools use the IEEE 1076 standard. The original standard defined a syntax and semantics that was common amongst all synthesis tools at the time that it was created. The new standard expands the original purpose by including a maximal subset of VHDL that can be synthesized.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis"
        -notes: "Inactive-Withdrawn"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7534 …}
    #channels: Doctrine\ORM\PersistentCollection {#7628 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7274 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7613 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7645 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7321 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#7291
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1097445600 {#7318
      date: 2004-10-11 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1262991600 {#7314
      date: 2010-01-09 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1076.6"
    -bookCollection: ""
    -pageCount: 118
    -documents: Doctrine\ORM\PersistentCollection {#7465 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7500 …}
  }
]

App\Twig\Components\ProductMostRecent {#106875
  +product: App\Entity\Product\Product {#7270
    #id: 10022
    #code: "IEEE00003466"
    #attributes: Doctrine\ORM\PersistentCollection {#7701 …}
    #variants: Doctrine\ORM\PersistentCollection {#7744 …}
    #options: Doctrine\ORM\PersistentCollection {#7916 …}
    #associations: Doctrine\ORM\PersistentCollection {#7900 …}
    #createdAt: DateTime @1751038753 {#7306
      date: 2025-06-27 17:39:13.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#7322
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7922 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7921
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7270}
        #id: 35097
        #name: "IEEE 1076.6:2004"
        #slug: "ieee-1076-6-2004-ieee00003466-241674"
        #description: """
          Revision Standard - Inactive-Withdrawn.<br />\n
          This document specifies a standard for use of very high-speed integrated circuit hardware<br />\n
          description language (VHDL) to model synthesizable register-transfer level digital logic. A<br />\n
          standard syntax and semantics for VHDL register-transfer level synthesis is defined. The subset of<br />\n
          the VHDL language, which is synthesizable, is described, and nonsynthesizable VHDL constructs<br />\n
          are identified that should be ignored or flagged as errors.<br />\n
          \t\t\t\t<br />\n
          The standard describes a standard syntax and semantics for VHDL RTL synthesis. It defines the subset of IEEE 1076 (VHDL) that is suitable for RTL synthesis and defines the semantics of that subset for the synthesis domain. The intent of this revision is to include a maximum subset of VHDL that can be used to describe synthesizable RTL logic. This includes considering new features introduced by IEEE Std 1076-1993, IEEE Std 1076-2002, new semantics based on algorithmic styles rather than template-driven, and a set of synthesis attributes that can be used to annotate an RTL description.<br />\n
          The purpose of the standard is to define a syntax and semantics that can be used in common by all compliant RTL synthesis tools to achieve uniformity of results in a similar manner to which simulation tools use the IEEE 1076 standard. The original standard defined a syntax and semantics that was common amongst all synthesis tools at the time that it was created. The new standard expands the original purpose by including a maximal subset of VHDL that can be synthesized.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis"
        -notes: "Inactive-Withdrawn"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7534 …}
    #channels: Doctrine\ORM\PersistentCollection {#7628 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7274 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7613 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7645 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7321 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#7291
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1097445600 {#7318
      date: 2004-10-11 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1262991600 {#7314
      date: 2010-01-09 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1076.6"
    -bookCollection: ""
    -pageCount: 118
    -documents: Doctrine\ORM\PersistentCollection {#7465 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7500 …}
  }
  +label: "Most Recent"
  +icon: "check-xs"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}

[
  "product" => App\Entity\Product\Product {#100129
    #id: 9100
    #code: "IEEE00001619"
    #attributes: Doctrine\ORM\PersistentCollection {#100112 …}
    #variants: Doctrine\ORM\PersistentCollection {#100109 …}
    #options: Doctrine\ORM\PersistentCollection {#100105 …}
    #associations: Doctrine\ORM\PersistentCollection {#100107 …}
    #createdAt: DateTime @1751037971 {#100137
      date: 2025-06-27 17:26:11.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#100110
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#100123 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#100147
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#100129}
        #id: 31409
        #name: "IEEE 1076.6:1999"
        #slug: "ieee-1076-6-1999-ieee00001619-240752"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          A standard syntax and semantics for VHDL register transfer level (RTL) synthesis is defined. The subset of IEEE 1076 (VHDL) that is suitable for RTL synthesis is defined, along with the semantics of that subset for the synthesis domain.<br />\n
          \t\t\t\t<br />\n
          This standard defines a means of writing VHSIC hardware description language (VHDL) that guarantees the interoperability of VHDL descriptions among any register transfer level (RTL) synthesis tools that comply with this standard. Compliant synthesis tools may have features above those required by this standard. This standard defines how the semantics of VHDL shall be used; for example, to model level- and edge-sensitive logic. It also describes the syntax of the language with reference to what shall be supported and what shall not be supported for interoperability.<br />\n
          The use of this standard should enhance the portability of VHDL designs across synthesis tools conforming to this standard. It should also minimize the potential for functional simulation mismatches between models both before and after they are synthesized.<br />\n
          To define syntax and semantics which can be used in common by all compliant RTL synthesis tools to achieve uniformity of results in a similar manner to which simulation tools use the current IEEE 1076 standard. This will allow users of synthesis tools to produce well-defined designs whose functional characteristics are independent of any particular synthesis implementation by making their designs compliant with this developed standard.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for VHDL Register Transfer Level Synthesis"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#100120 …}
    #channels: Doctrine\ORM\PersistentCollection {#100114 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7274 …}
    #reviews: Doctrine\ORM\PersistentCollection {#100118 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#100116 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100130 …}
    -apiLastModifiedAt: DateTime @1754517600 {#100097
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#100136
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @952642800 {#100135
      date: 2000-03-10 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1076.6"
    -bookCollection: ""
    -pageCount: 80
    -documents: Doctrine\ORM\PersistentCollection {#100127 …}
    -favorites: Doctrine\ORM\PersistentCollection {#100125 …}
  }
  "showFullLabel" => "true"
]

[
  "showFullLabel" => "true"
]

App\Twig\Components\ProductState {#106940
  +product: App\Entity\Product\Product {#100129
    #id: 9100
    #code: "IEEE00001619"
    #attributes: Doctrine\ORM\PersistentCollection {#100112 …}
    #variants: Doctrine\ORM\PersistentCollection {#100109 …}
    #options: Doctrine\ORM\PersistentCollection {#100105 …}
    #associations: Doctrine\ORM\PersistentCollection {#100107 …}
    #createdAt: DateTime @1751037971 {#100137
      date: 2025-06-27 17:26:11.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#100110
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#100123 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#100147
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#100129}
        #id: 31409
        #name: "IEEE 1076.6:1999"
        #slug: "ieee-1076-6-1999-ieee00001619-240752"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          A standard syntax and semantics for VHDL register transfer level (RTL) synthesis is defined. The subset of IEEE 1076 (VHDL) that is suitable for RTL synthesis is defined, along with the semantics of that subset for the synthesis domain.<br />\n
          \t\t\t\t<br />\n
          This standard defines a means of writing VHSIC hardware description language (VHDL) that guarantees the interoperability of VHDL descriptions among any register transfer level (RTL) synthesis tools that comply with this standard. Compliant synthesis tools may have features above those required by this standard. This standard defines how the semantics of VHDL shall be used; for example, to model level- and edge-sensitive logic. It also describes the syntax of the language with reference to what shall be supported and what shall not be supported for interoperability.<br />\n
          The use of this standard should enhance the portability of VHDL designs across synthesis tools conforming to this standard. It should also minimize the potential for functional simulation mismatches between models both before and after they are synthesized.<br />\n
          To define syntax and semantics which can be used in common by all compliant RTL synthesis tools to achieve uniformity of results in a similar manner to which simulation tools use the current IEEE 1076 standard. This will allow users of synthesis tools to produce well-defined designs whose functional characteristics are independent of any particular synthesis implementation by making their designs compliant with this developed standard.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for VHDL Register Transfer Level Synthesis"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#100120 …}
    #channels: Doctrine\ORM\PersistentCollection {#100114 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7274 …}
    #reviews: Doctrine\ORM\PersistentCollection {#100118 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#100116 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100130 …}
    -apiLastModifiedAt: DateTime @1754517600 {#100097
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#100136
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @952642800 {#100135
      date: 2000-03-10 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1076.6"
    -bookCollection: ""
    -pageCount: 80
    -documents: Doctrine\ORM\PersistentCollection {#100127 …}
    -favorites: Doctrine\ORM\PersistentCollection {#100125 …}
  }
  +appearance: "state-suspended"
  +labels: [
    "Superseded"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}

[
  "product" => App\Entity\Product\Product {#100129
    #id: 9100
    #code: "IEEE00001619"
    #attributes: Doctrine\ORM\PersistentCollection {#100112 …}
    #variants: Doctrine\ORM\PersistentCollection {#100109 …}
    #options: Doctrine\ORM\PersistentCollection {#100105 …}
    #associations: Doctrine\ORM\PersistentCollection {#100107 …}
    #createdAt: DateTime @1751037971 {#100137
      date: 2025-06-27 17:26:11.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#100110
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#100123 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#100147
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#100129}
        #id: 31409
        #name: "IEEE 1076.6:1999"
        #slug: "ieee-1076-6-1999-ieee00001619-240752"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          A standard syntax and semantics for VHDL register transfer level (RTL) synthesis is defined. The subset of IEEE 1076 (VHDL) that is suitable for RTL synthesis is defined, along with the semantics of that subset for the synthesis domain.<br />\n
          \t\t\t\t<br />\n
          This standard defines a means of writing VHSIC hardware description language (VHDL) that guarantees the interoperability of VHDL descriptions among any register transfer level (RTL) synthesis tools that comply with this standard. Compliant synthesis tools may have features above those required by this standard. This standard defines how the semantics of VHDL shall be used; for example, to model level- and edge-sensitive logic. It also describes the syntax of the language with reference to what shall be supported and what shall not be supported for interoperability.<br />\n
          The use of this standard should enhance the portability of VHDL designs across synthesis tools conforming to this standard. It should also minimize the potential for functional simulation mismatches between models both before and after they are synthesized.<br />\n
          To define syntax and semantics which can be used in common by all compliant RTL synthesis tools to achieve uniformity of results in a similar manner to which simulation tools use the current IEEE 1076 standard. This will allow users of synthesis tools to produce well-defined designs whose functional characteristics are independent of any particular synthesis implementation by making their designs compliant with this developed standard.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for VHDL Register Transfer Level Synthesis"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#100120 …}
    #channels: Doctrine\ORM\PersistentCollection {#100114 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7274 …}
    #reviews: Doctrine\ORM\PersistentCollection {#100118 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#100116 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100130 …}
    -apiLastModifiedAt: DateTime @1754517600 {#100097
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#100136
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @952642800 {#100135
      date: 2000-03-10 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1076.6"
    -bookCollection: ""
    -pageCount: 80
    -documents: Doctrine\ORM\PersistentCollection {#100127 …}
    -favorites: Doctrine\ORM\PersistentCollection {#100125 …}
  }
]

App\Twig\Components\ProductMostRecent {#106967
  +product: App\Entity\Product\Product {#100129
    #id: 9100
    #code: "IEEE00001619"
    #attributes: Doctrine\ORM\PersistentCollection {#100112 …}
    #variants: Doctrine\ORM\PersistentCollection {#100109 …}
    #options: Doctrine\ORM\PersistentCollection {#100105 …}
    #associations: Doctrine\ORM\PersistentCollection {#100107 …}
    #createdAt: DateTime @1751037971 {#100137
      date: 2025-06-27 17:26:11.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#100110
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#100123 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#100147
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#100129}
        #id: 31409
        #name: "IEEE 1076.6:1999"
        #slug: "ieee-1076-6-1999-ieee00001619-240752"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          A standard syntax and semantics for VHDL register transfer level (RTL) synthesis is defined. The subset of IEEE 1076 (VHDL) that is suitable for RTL synthesis is defined, along with the semantics of that subset for the synthesis domain.<br />\n
          \t\t\t\t<br />\n
          This standard defines a means of writing VHSIC hardware description language (VHDL) that guarantees the interoperability of VHDL descriptions among any register transfer level (RTL) synthesis tools that comply with this standard. Compliant synthesis tools may have features above those required by this standard. This standard defines how the semantics of VHDL shall be used; for example, to model level- and edge-sensitive logic. It also describes the syntax of the language with reference to what shall be supported and what shall not be supported for interoperability.<br />\n
          The use of this standard should enhance the portability of VHDL designs across synthesis tools conforming to this standard. It should also minimize the potential for functional simulation mismatches between models both before and after they are synthesized.<br />\n
          To define syntax and semantics which can be used in common by all compliant RTL synthesis tools to achieve uniformity of results in a similar manner to which simulation tools use the current IEEE 1076 standard. This will allow users of synthesis tools to produce well-defined designs whose functional characteristics are independent of any particular synthesis implementation by making their designs compliant with this developed standard.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for VHDL Register Transfer Level Synthesis"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#100120 …}
    #channels: Doctrine\ORM\PersistentCollection {#100114 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7274 …}
    #reviews: Doctrine\ORM\PersistentCollection {#100118 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#100116 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100130 …}
    -apiLastModifiedAt: DateTime @1754517600 {#100097
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#100136
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @952642800 {#100135
      date: 2000-03-10 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1076.6"
    -bookCollection: ""
    -pageCount: 80
    -documents: Doctrine\ORM\PersistentCollection {#100127 …}
    -favorites: Doctrine\ORM\PersistentCollection {#100125 …}
  }
  +label: "Historical"
  +icon: "historical"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}

[
  "product" => App\Entity\Product\Product {#128392
    #id: 9097
    #code: "IEEE00001615"
    #attributes: Doctrine\ORM\PersistentCollection {#128397 …}
    #variants: Doctrine\ORM\PersistentCollection {#128395 …}
    #options: Doctrine\ORM\PersistentCollection {#128390 …}
    #associations: Doctrine\ORM\PersistentCollection {#128393 …}
    #createdAt: DateTime @1751037968 {#128386
      date: 2025-06-27 17:26:08.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#128421
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#128408 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#128497
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#128392}
        #id: 31397
        #name: "IEEE 1076.3:1997"
        #slug: "ieee-1076-3-1997-ieee00001615-240749"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          The current interpretation of common logic values and the association of numeric values to specific VHDL array types is described. This standard provides semantic for the VHDL synthesis domain, and enables formal verification and simulation acceleration in the VHDL based design. The standard interpretations are provided for values of standard logic types defined by IEEE Std 1164-1993, and of the BIT and BOOLEAN types defined in IEEE Std 1076-1993. The numeric types SIGNED and UNSIGNED and their associated operators define integer and natural number arithmetic for arrays of common logic values. Twos complement and binary encoding techniques are used. The numeric semantic is conveyed by two VHDL packages. This standard also contains any allowable modifications.<br />\n
          \t\t\t\t<br />\n
          This standard defines standard practices for synthesizing binary digital electronic circuits from VHDL source code. It includes the following:<br />\n
          a) The hardware interpretation of values belonging to the BIT and BOOLEAN types deÞned by IEEE<br />\n
          Std 1076-1993 and to the STD_ULOGIC type defined by IEEE Std 1164-1993.<br />\n
          b) A function (STD_MATCH) that provides &quot;don't care&quot; or &quot;wild card&quot; testing of values based on the<br />\n
          STD_ULOGIC type.<br />\n
          c) Standard functions for representing sensitivity to the edge of a signal.<br />\n
          d) Two packages that deÞne vector types for representing signed and unsigned arithmetic values, and<br />\n
          that define arithmetic, shift, and type conversion operations on those types.<br />\n
          This standard is designed for use with IEEE Std 1076-1993. Modifications that may be made to the packages for use with the previous edition, IEEE Std 1076-1987, are described in 7.2.<br />\n
          Only some parts of the VHSIC Hardware Description Language (VHDL) are able to be synthesized currently. There are also no current standards describing how to create these needed portable descriptions in VHDL that can be synthesized. This standard will define a set of packages to allow this portability of synthesizable descriptions.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard VHDL Synthesis Packages"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#128406 …}
    #channels: Doctrine\ORM\PersistentCollection {#128399 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7274 …}
    #reviews: Doctrine\ORM\PersistentCollection {#128403 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#128401 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#128413 …}
    -apiLastModifiedAt: DateTime @1754517600 {#128372
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#128420
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @865461600 {#128379
      date: 1997-06-05 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1076.3"
    -bookCollection: ""
    -pageCount: 52
    -documents: Doctrine\ORM\PersistentCollection {#128412 …}
    -favorites: Doctrine\ORM\PersistentCollection {#128410 …}
  }
  "layout" => "vertical"
  "showPrice" => true
  "showStatusBadges" => true
  "additionalClasses" => "product__teaser--with-grey-border"
  "hasStretchedLink" => true
  "hoverType" => "shadow"
  "linkLabel" => "See more"
]

App\Twig\Components\ProductCard {#128465
  +product: App\Entity\Product\Product {#128392
    #id: 9097
    #code: "IEEE00001615"
    #attributes: Doctrine\ORM\PersistentCollection {#128397 …}
    #variants: Doctrine\ORM\PersistentCollection {#128395 …}
    #options: Doctrine\ORM\PersistentCollection {#128390 …}
    #associations: Doctrine\ORM\PersistentCollection {#128393 …}
    #createdAt: DateTime @1751037968 {#128386
      date: 2025-06-27 17:26:08.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#128421
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#128408 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#128497
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#128392}
        #id: 31397
        #name: "IEEE 1076.3:1997"
        #slug: "ieee-1076-3-1997-ieee00001615-240749"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          The current interpretation of common logic values and the association of numeric values to specific VHDL array types is described. This standard provides semantic for the VHDL synthesis domain, and enables formal verification and simulation acceleration in the VHDL based design. The standard interpretations are provided for values of standard logic types defined by IEEE Std 1164-1993, and of the BIT and BOOLEAN types defined in IEEE Std 1076-1993. The numeric types SIGNED and UNSIGNED and their associated operators define integer and natural number arithmetic for arrays of common logic values. Twos complement and binary encoding techniques are used. The numeric semantic is conveyed by two VHDL packages. This standard also contains any allowable modifications.<br />\n
          \t\t\t\t<br />\n
          This standard defines standard practices for synthesizing binary digital electronic circuits from VHDL source code. It includes the following:<br />\n
          a) The hardware interpretation of values belonging to the BIT and BOOLEAN types deÞned by IEEE<br />\n
          Std 1076-1993 and to the STD_ULOGIC type defined by IEEE Std 1164-1993.<br />\n
          b) A function (STD_MATCH) that provides &quot;don't care&quot; or &quot;wild card&quot; testing of values based on the<br />\n
          STD_ULOGIC type.<br />\n
          c) Standard functions for representing sensitivity to the edge of a signal.<br />\n
          d) Two packages that deÞne vector types for representing signed and unsigned arithmetic values, and<br />\n
          that define arithmetic, shift, and type conversion operations on those types.<br />\n
          This standard is designed for use with IEEE Std 1076-1993. Modifications that may be made to the packages for use with the previous edition, IEEE Std 1076-1987, are described in 7.2.<br />\n
          Only some parts of the VHSIC Hardware Description Language (VHDL) are able to be synthesized currently. There are also no current standards describing how to create these needed portable descriptions in VHDL that can be synthesized. This standard will define a set of packages to allow this portability of synthesizable descriptions.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard VHDL Synthesis Packages"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#128406 …}
    #channels: Doctrine\ORM\PersistentCollection {#128399 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7274 …}
    #reviews: Doctrine\ORM\PersistentCollection {#128403 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#128401 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#128413 …}
    -apiLastModifiedAt: DateTime @1754517600 {#128372
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#128420
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @865461600 {#128379
      date: 1997-06-05 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1076.3"
    -bookCollection: ""
    -pageCount: 52
    -documents: Doctrine\ORM\PersistentCollection {#128412 …}
    -favorites: Doctrine\ORM\PersistentCollection {#128410 …}
  }
  +layout: "vertical"
  +showPrice: true
  +showStatusBadges: true
  +additionalClasses: "product__teaser--with-grey-border"
  +linkLabel: "See more"
  +imageFilter: "product_thumbnail_teaser"
  +hasStretchedLink: true
  +backgroundColor: "white"
  +hoverType: "shadow"
}

[
  "product" => App\Entity\Product\Product {#128392
    #id: 9097
    #code: "IEEE00001615"
    #attributes: Doctrine\ORM\PersistentCollection {#128397 …}
    #variants: Doctrine\ORM\PersistentCollection {#128395 …}
    #options: Doctrine\ORM\PersistentCollection {#128390 …}
    #associations: Doctrine\ORM\PersistentCollection {#128393 …}
    #createdAt: DateTime @1751037968 {#128386
      date: 2025-06-27 17:26:08.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#128421
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#128408 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#128497
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#128392}
        #id: 31397
        #name: "IEEE 1076.3:1997"
        #slug: "ieee-1076-3-1997-ieee00001615-240749"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          The current interpretation of common logic values and the association of numeric values to specific VHDL array types is described. This standard provides semantic for the VHDL synthesis domain, and enables formal verification and simulation acceleration in the VHDL based design. The standard interpretations are provided for values of standard logic types defined by IEEE Std 1164-1993, and of the BIT and BOOLEAN types defined in IEEE Std 1076-1993. The numeric types SIGNED and UNSIGNED and their associated operators define integer and natural number arithmetic for arrays of common logic values. Twos complement and binary encoding techniques are used. The numeric semantic is conveyed by two VHDL packages. This standard also contains any allowable modifications.<br />\n
          \t\t\t\t<br />\n
          This standard defines standard practices for synthesizing binary digital electronic circuits from VHDL source code. It includes the following:<br />\n
          a) The hardware interpretation of values belonging to the BIT and BOOLEAN types deÞned by IEEE<br />\n
          Std 1076-1993 and to the STD_ULOGIC type defined by IEEE Std 1164-1993.<br />\n
          b) A function (STD_MATCH) that provides &quot;don't care&quot; or &quot;wild card&quot; testing of values based on the<br />\n
          STD_ULOGIC type.<br />\n
          c) Standard functions for representing sensitivity to the edge of a signal.<br />\n
          d) Two packages that deÞne vector types for representing signed and unsigned arithmetic values, and<br />\n
          that define arithmetic, shift, and type conversion operations on those types.<br />\n
          This standard is designed for use with IEEE Std 1076-1993. Modifications that may be made to the packages for use with the previous edition, IEEE Std 1076-1987, are described in 7.2.<br />\n
          Only some parts of the VHSIC Hardware Description Language (VHDL) are able to be synthesized currently. There are also no current standards describing how to create these needed portable descriptions in VHDL that can be synthesized. This standard will define a set of packages to allow this portability of synthesizable descriptions.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard VHDL Synthesis Packages"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#128406 …}
    #channels: Doctrine\ORM\PersistentCollection {#128399 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7274 …}
    #reviews: Doctrine\ORM\PersistentCollection {#128403 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#128401 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#128413 …}
    -apiLastModifiedAt: DateTime @1754517600 {#128372
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#128420
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @865461600 {#128379
      date: 1997-06-05 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1076.3"
    -bookCollection: ""
    -pageCount: 52
    -documents: Doctrine\ORM\PersistentCollection {#128412 …}
    -favorites: Doctrine\ORM\PersistentCollection {#128410 …}
  }
]

[
  "showFullLabel" => false
]

App\Twig\Components\ProductState {#128501
  +product: App\Entity\Product\Product {#128392
    #id: 9097
    #code: "IEEE00001615"
    #attributes: Doctrine\ORM\PersistentCollection {#128397 …}
    #variants: Doctrine\ORM\PersistentCollection {#128395 …}
    #options: Doctrine\ORM\PersistentCollection {#128390 …}
    #associations: Doctrine\ORM\PersistentCollection {#128393 …}
    #createdAt: DateTime @1751037968 {#128386
      date: 2025-06-27 17:26:08.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#128421
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#128408 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#128497
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#128392}
        #id: 31397
        #name: "IEEE 1076.3:1997"
        #slug: "ieee-1076-3-1997-ieee00001615-240749"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          The current interpretation of common logic values and the association of numeric values to specific VHDL array types is described. This standard provides semantic for the VHDL synthesis domain, and enables formal verification and simulation acceleration in the VHDL based design. The standard interpretations are provided for values of standard logic types defined by IEEE Std 1164-1993, and of the BIT and BOOLEAN types defined in IEEE Std 1076-1993. The numeric types SIGNED and UNSIGNED and their associated operators define integer and natural number arithmetic for arrays of common logic values. Twos complement and binary encoding techniques are used. The numeric semantic is conveyed by two VHDL packages. This standard also contains any allowable modifications.<br />\n
          \t\t\t\t<br />\n
          This standard defines standard practices for synthesizing binary digital electronic circuits from VHDL source code. It includes the following:<br />\n
          a) The hardware interpretation of values belonging to the BIT and BOOLEAN types deÞned by IEEE<br />\n
          Std 1076-1993 and to the STD_ULOGIC type defined by IEEE Std 1164-1993.<br />\n
          b) A function (STD_MATCH) that provides &quot;don't care&quot; or &quot;wild card&quot; testing of values based on the<br />\n
          STD_ULOGIC type.<br />\n
          c) Standard functions for representing sensitivity to the edge of a signal.<br />\n
          d) Two packages that deÞne vector types for representing signed and unsigned arithmetic values, and<br />\n
          that define arithmetic, shift, and type conversion operations on those types.<br />\n
          This standard is designed for use with IEEE Std 1076-1993. Modifications that may be made to the packages for use with the previous edition, IEEE Std 1076-1987, are described in 7.2.<br />\n
          Only some parts of the VHSIC Hardware Description Language (VHDL) are able to be synthesized currently. There are also no current standards describing how to create these needed portable descriptions in VHDL that can be synthesized. This standard will define a set of packages to allow this portability of synthesizable descriptions.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard VHDL Synthesis Packages"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#128406 …}
    #channels: Doctrine\ORM\PersistentCollection {#128399 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7274 …}
    #reviews: Doctrine\ORM\PersistentCollection {#128403 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#128401 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#128413 …}
    -apiLastModifiedAt: DateTime @1754517600 {#128372
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#128420
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @865461600 {#128379
      date: 1997-06-05 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1076.3"
    -bookCollection: ""
    -pageCount: 52
    -documents: Doctrine\ORM\PersistentCollection {#128412 …}
    -favorites: Doctrine\ORM\PersistentCollection {#128410 …}
  }
  +appearance: "state-suspended"
  +labels: [
    "Superseded"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}

[
  "product" => App\Entity\Product\Product {#128392
    #id: 9097
    #code: "IEEE00001615"
    #attributes: Doctrine\ORM\PersistentCollection {#128397 …}
    #variants: Doctrine\ORM\PersistentCollection {#128395 …}
    #options: Doctrine\ORM\PersistentCollection {#128390 …}
    #associations: Doctrine\ORM\PersistentCollection {#128393 …}
    #createdAt: DateTime @1751037968 {#128386
      date: 2025-06-27 17:26:08.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#128421
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#128408 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#128497
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#128392}
        #id: 31397
        #name: "IEEE 1076.3:1997"
        #slug: "ieee-1076-3-1997-ieee00001615-240749"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          The current interpretation of common logic values and the association of numeric values to specific VHDL array types is described. This standard provides semantic for the VHDL synthesis domain, and enables formal verification and simulation acceleration in the VHDL based design. The standard interpretations are provided for values of standard logic types defined by IEEE Std 1164-1993, and of the BIT and BOOLEAN types defined in IEEE Std 1076-1993. The numeric types SIGNED and UNSIGNED and their associated operators define integer and natural number arithmetic for arrays of common logic values. Twos complement and binary encoding techniques are used. The numeric semantic is conveyed by two VHDL packages. This standard also contains any allowable modifications.<br />\n
          \t\t\t\t<br />\n
          This standard defines standard practices for synthesizing binary digital electronic circuits from VHDL source code. It includes the following:<br />\n
          a) The hardware interpretation of values belonging to the BIT and BOOLEAN types deÞned by IEEE<br />\n
          Std 1076-1993 and to the STD_ULOGIC type defined by IEEE Std 1164-1993.<br />\n
          b) A function (STD_MATCH) that provides &quot;don't care&quot; or &quot;wild card&quot; testing of values based on the<br />\n
          STD_ULOGIC type.<br />\n
          c) Standard functions for representing sensitivity to the edge of a signal.<br />\n
          d) Two packages that deÞne vector types for representing signed and unsigned arithmetic values, and<br />\n
          that define arithmetic, shift, and type conversion operations on those types.<br />\n
          This standard is designed for use with IEEE Std 1076-1993. Modifications that may be made to the packages for use with the previous edition, IEEE Std 1076-1987, are described in 7.2.<br />\n
          Only some parts of the VHSIC Hardware Description Language (VHDL) are able to be synthesized currently. There are also no current standards describing how to create these needed portable descriptions in VHDL that can be synthesized. This standard will define a set of packages to allow this portability of synthesizable descriptions.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard VHDL Synthesis Packages"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#128406 …}
    #channels: Doctrine\ORM\PersistentCollection {#128399 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7274 …}
    #reviews: Doctrine\ORM\PersistentCollection {#128403 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#128401 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#128413 …}
    -apiLastModifiedAt: DateTime @1754517600 {#128372
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#128420
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @865461600 {#128379
      date: 1997-06-05 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1076.3"
    -bookCollection: ""
    -pageCount: 52
    -documents: Doctrine\ORM\PersistentCollection {#128412 …}
    -favorites: Doctrine\ORM\PersistentCollection {#128410 …}
  }
]

App\Twig\Components\ProductMostRecent {#128579
  +product: App\Entity\Product\Product {#128392
    #id: 9097
    #code: "IEEE00001615"
    #attributes: Doctrine\ORM\PersistentCollection {#128397 …}
    #variants: Doctrine\ORM\PersistentCollection {#128395 …}
    #options: Doctrine\ORM\PersistentCollection {#128390 …}
    #associations: Doctrine\ORM\PersistentCollection {#128393 …}
    #createdAt: DateTime @1751037968 {#128386
      date: 2025-06-27 17:26:08.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#128421
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#128408 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#128497
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#128392}
        #id: 31397
        #name: "IEEE 1076.3:1997"
        #slug: "ieee-1076-3-1997-ieee00001615-240749"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          The current interpretation of common logic values and the association of numeric values to specific VHDL array types is described. This standard provides semantic for the VHDL synthesis domain, and enables formal verification and simulation acceleration in the VHDL based design. The standard interpretations are provided for values of standard logic types defined by IEEE Std 1164-1993, and of the BIT and BOOLEAN types defined in IEEE Std 1076-1993. The numeric types SIGNED and UNSIGNED and their associated operators define integer and natural number arithmetic for arrays of common logic values. Twos complement and binary encoding techniques are used. The numeric semantic is conveyed by two VHDL packages. This standard also contains any allowable modifications.<br />\n
          \t\t\t\t<br />\n
          This standard defines standard practices for synthesizing binary digital electronic circuits from VHDL source code. It includes the following:<br />\n
          a) The hardware interpretation of values belonging to the BIT and BOOLEAN types deÞned by IEEE<br />\n
          Std 1076-1993 and to the STD_ULOGIC type defined by IEEE Std 1164-1993.<br />\n
          b) A function (STD_MATCH) that provides &quot;don't care&quot; or &quot;wild card&quot; testing of values based on the<br />\n
          STD_ULOGIC type.<br />\n
          c) Standard functions for representing sensitivity to the edge of a signal.<br />\n
          d) Two packages that deÞne vector types for representing signed and unsigned arithmetic values, and<br />\n
          that define arithmetic, shift, and type conversion operations on those types.<br />\n
          This standard is designed for use with IEEE Std 1076-1993. Modifications that may be made to the packages for use with the previous edition, IEEE Std 1076-1987, are described in 7.2.<br />\n
          Only some parts of the VHSIC Hardware Description Language (VHDL) are able to be synthesized currently. There are also no current standards describing how to create these needed portable descriptions in VHDL that can be synthesized. This standard will define a set of packages to allow this portability of synthesizable descriptions.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard VHDL Synthesis Packages"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#128406 …}
    #channels: Doctrine\ORM\PersistentCollection {#128399 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7274 …}
    #reviews: Doctrine\ORM\PersistentCollection {#128403 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#128401 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7324 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#128413 …}
    -apiLastModifiedAt: DateTime @1754517600 {#128372
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#128420
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @865461600 {#128379
      date: 1997-06-05 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1076.3"
    -bookCollection: ""
    -pageCount: 52
    -documents: Doctrine\ORM\PersistentCollection {#128412 …}
    -favorites: Doctrine\ORM\PersistentCollection {#128410 …}
  }
  +label: "Historical"
  +icon: "historical"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}