GET https://dev.normadoc.fr/_partial/taxons/by-channel-menu-taxon/?template=%40SyliusShop%2FTaxon%2F_horizontalMenu.html.twig

Response
200 OK
IP
216.73.216.9
Profiled on
Token
ca37c6

Components

4 Twig Components
11 Render Count
24 ms Render Time
114.0 MiB Memory Usage

Components

Name Metadata Render Count Render Time
ProductState 
"App\Twig\Components\ProductState"
components/ProductState.html.twig 		4 2.69ms
ProductMostRecent 
"App\Twig\Components\ProductMostRecent"
components/ProductMostRecent.html.twig 		4 3.89ms
ProductCard 
"App\Twig\Components\ProductCard"
components/ProductCard.html.twig 		2 19.38ms
ProductType 
"App\Twig\Components\ProductType"
components/ProductType.html.twig 		1 0.49ms

Render calls

ProductState App\Twig\Components\ProductState 94.0 MiB 1.90 ms
Input props 
[
  "product" => App\Entity\Product\Product {#7483
    #id: 10417
    #code: "IEEE00004357"
    #attributes: Doctrine\ORM\PersistentCollection {#8208 …}
    #variants: Doctrine\ORM\PersistentCollection {#8290 …}
    #options: Doctrine\ORM\PersistentCollection {#8629 …}
    #associations: Doctrine\ORM\PersistentCollection {#8586 …}
    #createdAt: DateTime @1751039049 {#7536
      date: 2025-06-27 17:44:09.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#7535
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#8628 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#8613
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7483}
        #id: 36677
        #name: "IEEE 1734:2011"
        #slug: "ieee-1734-2011-ieee00004357-242069"
        #description: """
          New IEEE Standard - Inactive-Reserved.<br />\n
          A standard XML format for representing electronic design intellectual property (IP) quality information, based on an information model for IP quality measurement, is defined. It includes a schema and the terms that are relevant for measuring IP quality, including the software that executes on the system. The schema and information model can be focused to represent particular categories of interest to IP users. In the context of this document, the term IP shall be used to mean electronic design intellectual property. Electronic design intellectual property is a term used in the electronic design community to refer to a reusable collection of design specifications that represent the behavior, properties, and/or representation of the design in various media.<br />\n
          \t\t\t\t<br />\n
          This specification defines a standard XML format for representing electronic design intellectual property (IP) quality information, based on an information model for IP quality measurement. It includes a schema and the terms that are relevant for measuring IP quality, including the software that executes on the system. The schema and information model can be focused to represent particular categories of interest to IP users. In the context of this document, the term IP shall be used to mean electronic design intellectual property. Electronic design intellectual property is a term used in the electronic design community to refer to a reusable collection of design specifications that represent the behavior, properties, and/or representation of the design in various media.<br />\n
          The purpose of this standard is to provide a unified view of quality measures for IP to facilitate the use and integration of this IP used in electronic system design. This will enable the continuous improvement of IP used for system design and verification by providing a mechanism for qualitative comparison between such IP. The standard IP quality measures and characteristic exchange format defined can be incorporated into a variety of electronic design automation (EDA) tools.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Quality of Electronic and Software Intellectual Property Used in System and System on Chip (SoC) Designs"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7944 …}
    #channels: Doctrine\ORM\PersistentCollection {#8105 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7484 …}
    #reviews: Doctrine\ORM\PersistentCollection {#8067 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#8119 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7747 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7530
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1648764000 {#7524
      date: 2022-04-01 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1317333600 {#7531
      date: 2011-09-30 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1648076400 {#7482
      date: 2022-03-24 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1734"
    -bookCollection: ""
    -pageCount: 41
    -documents: Doctrine\ORM\PersistentCollection {#7787 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7929 …}
  }
  "showFullLabel" => "true"
]
Attributes 
[
  "showFullLabel" => "true"
]
Component 
App\Twig\Components\ProductState {#94938
  +product: App\Entity\Product\Product {#7483
    #id: 10417
    #code: "IEEE00004357"
    #attributes: Doctrine\ORM\PersistentCollection {#8208 …}
    #variants: Doctrine\ORM\PersistentCollection {#8290 …}
    #options: Doctrine\ORM\PersistentCollection {#8629 …}
    #associations: Doctrine\ORM\PersistentCollection {#8586 …}
    #createdAt: DateTime @1751039049 {#7536
      date: 2025-06-27 17:44:09.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#7535
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#8628 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#8613
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7483}
        #id: 36677
        #name: "IEEE 1734:2011"
        #slug: "ieee-1734-2011-ieee00004357-242069"
        #description: """
          New IEEE Standard - Inactive-Reserved.<br />\n
          A standard XML format for representing electronic design intellectual property (IP) quality information, based on an information model for IP quality measurement, is defined. It includes a schema and the terms that are relevant for measuring IP quality, including the software that executes on the system. The schema and information model can be focused to represent particular categories of interest to IP users. In the context of this document, the term IP shall be used to mean electronic design intellectual property. Electronic design intellectual property is a term used in the electronic design community to refer to a reusable collection of design specifications that represent the behavior, properties, and/or representation of the design in various media.<br />\n
          \t\t\t\t<br />\n
          This specification defines a standard XML format for representing electronic design intellectual property (IP) quality information, based on an information model for IP quality measurement. It includes a schema and the terms that are relevant for measuring IP quality, including the software that executes on the system. The schema and information model can be focused to represent particular categories of interest to IP users. In the context of this document, the term IP shall be used to mean electronic design intellectual property. Electronic design intellectual property is a term used in the electronic design community to refer to a reusable collection of design specifications that represent the behavior, properties, and/or representation of the design in various media.<br />\n
          The purpose of this standard is to provide a unified view of quality measures for IP to facilitate the use and integration of this IP used in electronic system design. This will enable the continuous improvement of IP used for system design and verification by providing a mechanism for qualitative comparison between such IP. The standard IP quality measures and characteristic exchange format defined can be incorporated into a variety of electronic design automation (EDA) tools.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Quality of Electronic and Software Intellectual Property Used in System and System on Chip (SoC) Designs"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7944 …}
    #channels: Doctrine\ORM\PersistentCollection {#8105 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7484 …}
    #reviews: Doctrine\ORM\PersistentCollection {#8067 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#8119 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7747 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7530
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1648764000 {#7524
      date: 2022-04-01 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1317333600 {#7531
      date: 2011-09-30 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1648076400 {#7482
      date: 2022-03-24 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1734"
    -bookCollection: ""
    -pageCount: 41
    -documents: Doctrine\ORM\PersistentCollection {#7787 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7929 …}
  }
  +appearance: "state-withdrawn"
  +labels: [
    "Withdrawn"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductType App\Twig\Components\ProductType 94.0 MiB 0.49 ms
Input props 
[
  "product" => App\Entity\Product\Product {#7483
    #id: 10417
    #code: "IEEE00004357"
    #attributes: Doctrine\ORM\PersistentCollection {#8208 …}
    #variants: Doctrine\ORM\PersistentCollection {#8290 …}
    #options: Doctrine\ORM\PersistentCollection {#8629 …}
    #associations: Doctrine\ORM\PersistentCollection {#8586 …}
    #createdAt: DateTime @1751039049 {#7536
      date: 2025-06-27 17:44:09.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#7535
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#8628 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#8613
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7483}
        #id: 36677
        #name: "IEEE 1734:2011"
        #slug: "ieee-1734-2011-ieee00004357-242069"
        #description: """
          New IEEE Standard - Inactive-Reserved.<br />\n
          A standard XML format for representing electronic design intellectual property (IP) quality information, based on an information model for IP quality measurement, is defined. It includes a schema and the terms that are relevant for measuring IP quality, including the software that executes on the system. The schema and information model can be focused to represent particular categories of interest to IP users. In the context of this document, the term IP shall be used to mean electronic design intellectual property. Electronic design intellectual property is a term used in the electronic design community to refer to a reusable collection of design specifications that represent the behavior, properties, and/or representation of the design in various media.<br />\n
          \t\t\t\t<br />\n
          This specification defines a standard XML format for representing electronic design intellectual property (IP) quality information, based on an information model for IP quality measurement. It includes a schema and the terms that are relevant for measuring IP quality, including the software that executes on the system. The schema and information model can be focused to represent particular categories of interest to IP users. In the context of this document, the term IP shall be used to mean electronic design intellectual property. Electronic design intellectual property is a term used in the electronic design community to refer to a reusable collection of design specifications that represent the behavior, properties, and/or representation of the design in various media.<br />\n
          The purpose of this standard is to provide a unified view of quality measures for IP to facilitate the use and integration of this IP used in electronic system design. This will enable the continuous improvement of IP used for system design and verification by providing a mechanism for qualitative comparison between such IP. The standard IP quality measures and characteristic exchange format defined can be incorporated into a variety of electronic design automation (EDA) tools.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Quality of Electronic and Software Intellectual Property Used in System and System on Chip (SoC) Designs"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7944 …}
    #channels: Doctrine\ORM\PersistentCollection {#8105 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7484 …}
    #reviews: Doctrine\ORM\PersistentCollection {#8067 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#8119 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7747 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7530
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1648764000 {#7524
      date: 2022-04-01 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1317333600 {#7531
      date: 2011-09-30 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1648076400 {#7482
      date: 2022-03-24 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1734"
    -bookCollection: ""
    -pageCount: 41
    -documents: Doctrine\ORM\PersistentCollection {#7787 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7929 …}
  }
]
Attributes 
[]
Component 
App\Twig\Components\ProductType {#95109
  +product: App\Entity\Product\Product {#7483
    #id: 10417
    #code: "IEEE00004357"
    #attributes: Doctrine\ORM\PersistentCollection {#8208 …}
    #variants: Doctrine\ORM\PersistentCollection {#8290 …}
    #options: Doctrine\ORM\PersistentCollection {#8629 …}
    #associations: Doctrine\ORM\PersistentCollection {#8586 …}
    #createdAt: DateTime @1751039049 {#7536
      date: 2025-06-27 17:44:09.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#7535
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#8628 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#8613
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7483}
        #id: 36677
        #name: "IEEE 1734:2011"
        #slug: "ieee-1734-2011-ieee00004357-242069"
        #description: """
          New IEEE Standard - Inactive-Reserved.<br />\n
          A standard XML format for representing electronic design intellectual property (IP) quality information, based on an information model for IP quality measurement, is defined. It includes a schema and the terms that are relevant for measuring IP quality, including the software that executes on the system. The schema and information model can be focused to represent particular categories of interest to IP users. In the context of this document, the term IP shall be used to mean electronic design intellectual property. Electronic design intellectual property is a term used in the electronic design community to refer to a reusable collection of design specifications that represent the behavior, properties, and/or representation of the design in various media.<br />\n
          \t\t\t\t<br />\n
          This specification defines a standard XML format for representing electronic design intellectual property (IP) quality information, based on an information model for IP quality measurement. It includes a schema and the terms that are relevant for measuring IP quality, including the software that executes on the system. The schema and information model can be focused to represent particular categories of interest to IP users. In the context of this document, the term IP shall be used to mean electronic design intellectual property. Electronic design intellectual property is a term used in the electronic design community to refer to a reusable collection of design specifications that represent the behavior, properties, and/or representation of the design in various media.<br />\n
          The purpose of this standard is to provide a unified view of quality measures for IP to facilitate the use and integration of this IP used in electronic system design. This will enable the continuous improvement of IP used for system design and verification by providing a mechanism for qualitative comparison between such IP. The standard IP quality measures and characteristic exchange format defined can be incorporated into a variety of electronic design automation (EDA) tools.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Quality of Electronic and Software Intellectual Property Used in System and System on Chip (SoC) Designs"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7944 …}
    #channels: Doctrine\ORM\PersistentCollection {#8105 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7484 …}
    #reviews: Doctrine\ORM\PersistentCollection {#8067 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#8119 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7747 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7530
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1648764000 {#7524
      date: 2022-04-01 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1317333600 {#7531
      date: 2011-09-30 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1648076400 {#7482
      date: 2022-03-24 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1734"
    -bookCollection: ""
    -pageCount: 41
    -documents: Doctrine\ORM\PersistentCollection {#7787 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7929 …}
  }
  +label: "Standard"
  -typeAttributeCode: "type"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductMostRecent App\Twig\Components\ProductMostRecent 94.0 MiB 1.06 ms
Input props 
[
  "product" => App\Entity\Product\Product {#7483
    #id: 10417
    #code: "IEEE00004357"
    #attributes: Doctrine\ORM\PersistentCollection {#8208 …}
    #variants: Doctrine\ORM\PersistentCollection {#8290 …}
    #options: Doctrine\ORM\PersistentCollection {#8629 …}
    #associations: Doctrine\ORM\PersistentCollection {#8586 …}
    #createdAt: DateTime @1751039049 {#7536
      date: 2025-06-27 17:44:09.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#7535
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#8628 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#8613
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7483}
        #id: 36677
        #name: "IEEE 1734:2011"
        #slug: "ieee-1734-2011-ieee00004357-242069"
        #description: """
          New IEEE Standard - Inactive-Reserved.<br />\n
          A standard XML format for representing electronic design intellectual property (IP) quality information, based on an information model for IP quality measurement, is defined. It includes a schema and the terms that are relevant for measuring IP quality, including the software that executes on the system. The schema and information model can be focused to represent particular categories of interest to IP users. In the context of this document, the term IP shall be used to mean electronic design intellectual property. Electronic design intellectual property is a term used in the electronic design community to refer to a reusable collection of design specifications that represent the behavior, properties, and/or representation of the design in various media.<br />\n
          \t\t\t\t<br />\n
          This specification defines a standard XML format for representing electronic design intellectual property (IP) quality information, based on an information model for IP quality measurement. It includes a schema and the terms that are relevant for measuring IP quality, including the software that executes on the system. The schema and information model can be focused to represent particular categories of interest to IP users. In the context of this document, the term IP shall be used to mean electronic design intellectual property. Electronic design intellectual property is a term used in the electronic design community to refer to a reusable collection of design specifications that represent the behavior, properties, and/or representation of the design in various media.<br />\n
          The purpose of this standard is to provide a unified view of quality measures for IP to facilitate the use and integration of this IP used in electronic system design. This will enable the continuous improvement of IP used for system design and verification by providing a mechanism for qualitative comparison between such IP. The standard IP quality measures and characteristic exchange format defined can be incorporated into a variety of electronic design automation (EDA) tools.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Quality of Electronic and Software Intellectual Property Used in System and System on Chip (SoC) Designs"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7944 …}
    #channels: Doctrine\ORM\PersistentCollection {#8105 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7484 …}
    #reviews: Doctrine\ORM\PersistentCollection {#8067 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#8119 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7747 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7530
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1648764000 {#7524
      date: 2022-04-01 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1317333600 {#7531
      date: 2011-09-30 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1648076400 {#7482
      date: 2022-03-24 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1734"
    -bookCollection: ""
    -pageCount: 41
    -documents: Doctrine\ORM\PersistentCollection {#7787 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7929 …}
  }
]
Attributes 
[]
Component 
App\Twig\Components\ProductMostRecent {#95184
  +product: App\Entity\Product\Product {#7483
    #id: 10417
    #code: "IEEE00004357"
    #attributes: Doctrine\ORM\PersistentCollection {#8208 …}
    #variants: Doctrine\ORM\PersistentCollection {#8290 …}
    #options: Doctrine\ORM\PersistentCollection {#8629 …}
    #associations: Doctrine\ORM\PersistentCollection {#8586 …}
    #createdAt: DateTime @1751039049 {#7536
      date: 2025-06-27 17:44:09.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#7535
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#8628 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#8613
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7483}
        #id: 36677
        #name: "IEEE 1734:2011"
        #slug: "ieee-1734-2011-ieee00004357-242069"
        #description: """
          New IEEE Standard - Inactive-Reserved.<br />\n
          A standard XML format for representing electronic design intellectual property (IP) quality information, based on an information model for IP quality measurement, is defined. It includes a schema and the terms that are relevant for measuring IP quality, including the software that executes on the system. The schema and information model can be focused to represent particular categories of interest to IP users. In the context of this document, the term IP shall be used to mean electronic design intellectual property. Electronic design intellectual property is a term used in the electronic design community to refer to a reusable collection of design specifications that represent the behavior, properties, and/or representation of the design in various media.<br />\n
          \t\t\t\t<br />\n
          This specification defines a standard XML format for representing electronic design intellectual property (IP) quality information, based on an information model for IP quality measurement. It includes a schema and the terms that are relevant for measuring IP quality, including the software that executes on the system. The schema and information model can be focused to represent particular categories of interest to IP users. In the context of this document, the term IP shall be used to mean electronic design intellectual property. Electronic design intellectual property is a term used in the electronic design community to refer to a reusable collection of design specifications that represent the behavior, properties, and/or representation of the design in various media.<br />\n
          The purpose of this standard is to provide a unified view of quality measures for IP to facilitate the use and integration of this IP used in electronic system design. This will enable the continuous improvement of IP used for system design and verification by providing a mechanism for qualitative comparison between such IP. The standard IP quality measures and characteristic exchange format defined can be incorporated into a variety of electronic design automation (EDA) tools.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Quality of Electronic and Software Intellectual Property Used in System and System on Chip (SoC) Designs"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7944 …}
    #channels: Doctrine\ORM\PersistentCollection {#8105 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7484 …}
    #reviews: Doctrine\ORM\PersistentCollection {#8067 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#8119 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7747 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7530
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1648764000 {#7524
      date: 2022-04-01 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1317333600 {#7531
      date: 2011-09-30 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1648076400 {#7482
      date: 2022-03-24 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1734"
    -bookCollection: ""
    -pageCount: 41
    -documents: Doctrine\ORM\PersistentCollection {#7787 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7929 …}
  }
  +label: "Most Recent"
  +icon: "check-xs"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductState App\Twig\Components\ProductState 94.0 MiB 0.26 ms
Input props 
[
  "product" => App\Entity\Product\Product {#7483
    #id: 10417
    #code: "IEEE00004357"
    #attributes: Doctrine\ORM\PersistentCollection {#8208 …}
    #variants: Doctrine\ORM\PersistentCollection {#8290 …}
    #options: Doctrine\ORM\PersistentCollection {#8629 …}
    #associations: Doctrine\ORM\PersistentCollection {#8586 …}
    #createdAt: DateTime @1751039049 {#7536
      date: 2025-06-27 17:44:09.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#7535
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#8628 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#8613
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7483}
        #id: 36677
        #name: "IEEE 1734:2011"
        #slug: "ieee-1734-2011-ieee00004357-242069"
        #description: """
          New IEEE Standard - Inactive-Reserved.<br />\n
          A standard XML format for representing electronic design intellectual property (IP) quality information, based on an information model for IP quality measurement, is defined. It includes a schema and the terms that are relevant for measuring IP quality, including the software that executes on the system. The schema and information model can be focused to represent particular categories of interest to IP users. In the context of this document, the term IP shall be used to mean electronic design intellectual property. Electronic design intellectual property is a term used in the electronic design community to refer to a reusable collection of design specifications that represent the behavior, properties, and/or representation of the design in various media.<br />\n
          \t\t\t\t<br />\n
          This specification defines a standard XML format for representing electronic design intellectual property (IP) quality information, based on an information model for IP quality measurement. It includes a schema and the terms that are relevant for measuring IP quality, including the software that executes on the system. The schema and information model can be focused to represent particular categories of interest to IP users. In the context of this document, the term IP shall be used to mean electronic design intellectual property. Electronic design intellectual property is a term used in the electronic design community to refer to a reusable collection of design specifications that represent the behavior, properties, and/or representation of the design in various media.<br />\n
          The purpose of this standard is to provide a unified view of quality measures for IP to facilitate the use and integration of this IP used in electronic system design. This will enable the continuous improvement of IP used for system design and verification by providing a mechanism for qualitative comparison between such IP. The standard IP quality measures and characteristic exchange format defined can be incorporated into a variety of electronic design automation (EDA) tools.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Quality of Electronic and Software Intellectual Property Used in System and System on Chip (SoC) Designs"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7944 …}
    #channels: Doctrine\ORM\PersistentCollection {#8105 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7484 …}
    #reviews: Doctrine\ORM\PersistentCollection {#8067 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#8119 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7747 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7530
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1648764000 {#7524
      date: 2022-04-01 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1317333600 {#7531
      date: 2011-09-30 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1648076400 {#7482
      date: 2022-03-24 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1734"
    -bookCollection: ""
    -pageCount: 41
    -documents: Doctrine\ORM\PersistentCollection {#7787 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7929 …}
  }
  "showFullLabel" => "true"
]
Attributes 
[
  "showFullLabel" => "true"
]
Component 
App\Twig\Components\ProductState {#102129
  +product: App\Entity\Product\Product {#7483
    #id: 10417
    #code: "IEEE00004357"
    #attributes: Doctrine\ORM\PersistentCollection {#8208 …}
    #variants: Doctrine\ORM\PersistentCollection {#8290 …}
    #options: Doctrine\ORM\PersistentCollection {#8629 …}
    #associations: Doctrine\ORM\PersistentCollection {#8586 …}
    #createdAt: DateTime @1751039049 {#7536
      date: 2025-06-27 17:44:09.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#7535
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#8628 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#8613
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7483}
        #id: 36677
        #name: "IEEE 1734:2011"
        #slug: "ieee-1734-2011-ieee00004357-242069"
        #description: """
          New IEEE Standard - Inactive-Reserved.<br />\n
          A standard XML format for representing electronic design intellectual property (IP) quality information, based on an information model for IP quality measurement, is defined. It includes a schema and the terms that are relevant for measuring IP quality, including the software that executes on the system. The schema and information model can be focused to represent particular categories of interest to IP users. In the context of this document, the term IP shall be used to mean electronic design intellectual property. Electronic design intellectual property is a term used in the electronic design community to refer to a reusable collection of design specifications that represent the behavior, properties, and/or representation of the design in various media.<br />\n
          \t\t\t\t<br />\n
          This specification defines a standard XML format for representing electronic design intellectual property (IP) quality information, based on an information model for IP quality measurement. It includes a schema and the terms that are relevant for measuring IP quality, including the software that executes on the system. The schema and information model can be focused to represent particular categories of interest to IP users. In the context of this document, the term IP shall be used to mean electronic design intellectual property. Electronic design intellectual property is a term used in the electronic design community to refer to a reusable collection of design specifications that represent the behavior, properties, and/or representation of the design in various media.<br />\n
          The purpose of this standard is to provide a unified view of quality measures for IP to facilitate the use and integration of this IP used in electronic system design. This will enable the continuous improvement of IP used for system design and verification by providing a mechanism for qualitative comparison between such IP. The standard IP quality measures and characteristic exchange format defined can be incorporated into a variety of electronic design automation (EDA) tools.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Quality of Electronic and Software Intellectual Property Used in System and System on Chip (SoC) Designs"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7944 …}
    #channels: Doctrine\ORM\PersistentCollection {#8105 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7484 …}
    #reviews: Doctrine\ORM\PersistentCollection {#8067 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#8119 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7747 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7530
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1648764000 {#7524
      date: 2022-04-01 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1317333600 {#7531
      date: 2011-09-30 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1648076400 {#7482
      date: 2022-03-24 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1734"
    -bookCollection: ""
    -pageCount: 41
    -documents: Doctrine\ORM\PersistentCollection {#7787 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7929 …}
  }
  +appearance: "state-withdrawn"
  +labels: [
    "Withdrawn"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductMostRecent App\Twig\Components\ProductMostRecent 94.0 MiB 1.06 ms
Input props 
[
  "product" => App\Entity\Product\Product {#7483
    #id: 10417
    #code: "IEEE00004357"
    #attributes: Doctrine\ORM\PersistentCollection {#8208 …}
    #variants: Doctrine\ORM\PersistentCollection {#8290 …}
    #options: Doctrine\ORM\PersistentCollection {#8629 …}
    #associations: Doctrine\ORM\PersistentCollection {#8586 …}
    #createdAt: DateTime @1751039049 {#7536
      date: 2025-06-27 17:44:09.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#7535
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#8628 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#8613
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7483}
        #id: 36677
        #name: "IEEE 1734:2011"
        #slug: "ieee-1734-2011-ieee00004357-242069"
        #description: """
          New IEEE Standard - Inactive-Reserved.<br />\n
          A standard XML format for representing electronic design intellectual property (IP) quality information, based on an information model for IP quality measurement, is defined. It includes a schema and the terms that are relevant for measuring IP quality, including the software that executes on the system. The schema and information model can be focused to represent particular categories of interest to IP users. In the context of this document, the term IP shall be used to mean electronic design intellectual property. Electronic design intellectual property is a term used in the electronic design community to refer to a reusable collection of design specifications that represent the behavior, properties, and/or representation of the design in various media.<br />\n
          \t\t\t\t<br />\n
          This specification defines a standard XML format for representing electronic design intellectual property (IP) quality information, based on an information model for IP quality measurement. It includes a schema and the terms that are relevant for measuring IP quality, including the software that executes on the system. The schema and information model can be focused to represent particular categories of interest to IP users. In the context of this document, the term IP shall be used to mean electronic design intellectual property. Electronic design intellectual property is a term used in the electronic design community to refer to a reusable collection of design specifications that represent the behavior, properties, and/or representation of the design in various media.<br />\n
          The purpose of this standard is to provide a unified view of quality measures for IP to facilitate the use and integration of this IP used in electronic system design. This will enable the continuous improvement of IP used for system design and verification by providing a mechanism for qualitative comparison between such IP. The standard IP quality measures and characteristic exchange format defined can be incorporated into a variety of electronic design automation (EDA) tools.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Quality of Electronic and Software Intellectual Property Used in System and System on Chip (SoC) Designs"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7944 …}
    #channels: Doctrine\ORM\PersistentCollection {#8105 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7484 …}
    #reviews: Doctrine\ORM\PersistentCollection {#8067 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#8119 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7747 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7530
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1648764000 {#7524
      date: 2022-04-01 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1317333600 {#7531
      date: 2011-09-30 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1648076400 {#7482
      date: 2022-03-24 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1734"
    -bookCollection: ""
    -pageCount: 41
    -documents: Doctrine\ORM\PersistentCollection {#7787 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7929 …}
  }
]
Attributes 
[]
Component 
App\Twig\Components\ProductMostRecent {#102213
  +product: App\Entity\Product\Product {#7483
    #id: 10417
    #code: "IEEE00004357"
    #attributes: Doctrine\ORM\PersistentCollection {#8208 …}
    #variants: Doctrine\ORM\PersistentCollection {#8290 …}
    #options: Doctrine\ORM\PersistentCollection {#8629 …}
    #associations: Doctrine\ORM\PersistentCollection {#8586 …}
    #createdAt: DateTime @1751039049 {#7536
      date: 2025-06-27 17:44:09.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#7535
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#8628 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#8613
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7483}
        #id: 36677
        #name: "IEEE 1734:2011"
        #slug: "ieee-1734-2011-ieee00004357-242069"
        #description: """
          New IEEE Standard - Inactive-Reserved.<br />\n
          A standard XML format for representing electronic design intellectual property (IP) quality information, based on an information model for IP quality measurement, is defined. It includes a schema and the terms that are relevant for measuring IP quality, including the software that executes on the system. The schema and information model can be focused to represent particular categories of interest to IP users. In the context of this document, the term IP shall be used to mean electronic design intellectual property. Electronic design intellectual property is a term used in the electronic design community to refer to a reusable collection of design specifications that represent the behavior, properties, and/or representation of the design in various media.<br />\n
          \t\t\t\t<br />\n
          This specification defines a standard XML format for representing electronic design intellectual property (IP) quality information, based on an information model for IP quality measurement. It includes a schema and the terms that are relevant for measuring IP quality, including the software that executes on the system. The schema and information model can be focused to represent particular categories of interest to IP users. In the context of this document, the term IP shall be used to mean electronic design intellectual property. Electronic design intellectual property is a term used in the electronic design community to refer to a reusable collection of design specifications that represent the behavior, properties, and/or representation of the design in various media.<br />\n
          The purpose of this standard is to provide a unified view of quality measures for IP to facilitate the use and integration of this IP used in electronic system design. This will enable the continuous improvement of IP used for system design and verification by providing a mechanism for qualitative comparison between such IP. The standard IP quality measures and characteristic exchange format defined can be incorporated into a variety of electronic design automation (EDA) tools.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Quality of Electronic and Software Intellectual Property Used in System and System on Chip (SoC) Designs"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7944 …}
    #channels: Doctrine\ORM\PersistentCollection {#8105 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7484 …}
    #reviews: Doctrine\ORM\PersistentCollection {#8067 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#8119 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7747 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7530
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1648764000 {#7524
      date: 2022-04-01 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1317333600 {#7531
      date: 2011-09-30 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1648076400 {#7482
      date: 2022-03-24 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1734"
    -bookCollection: ""
    -pageCount: 41
    -documents: Doctrine\ORM\PersistentCollection {#7787 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7929 …}
  }
  +label: "Most Recent"
  +icon: "check-xs"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductCard App\Twig\Components\ProductCard 114.0 MiB 11.62 ms
Input props 
[
  "product" => App\Entity\Product\Product {#123614
    #id: 10103
    #code: "IEEE00003641"
    #attributes: Doctrine\ORM\PersistentCollection {#123619 …}
    #variants: Doctrine\ORM\PersistentCollection {#123617 …}
    #options: Doctrine\ORM\PersistentCollection {#123612 …}
    #associations: Doctrine\ORM\PersistentCollection {#123615 …}
    #createdAt: DateTime @1751038817 {#123608
      date: 2025-06-27 17:40:17.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#123643
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#123630 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#123759
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#123614}
        #id: 35421
        #name: "IEEE 1364:2005"
        #slug: "ieee-1364-2005-ieee00003641-241755"
        #description: """
          Revision Standard - Superseded.<br />\n
          The Verilog hardware description language (HDL) is defined in this standard. Verilog HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine-readable and human-readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. The primary audiences for this standard are the implementers of tools supporting the language and advanced users of the language.<br />\n
          (Supersedes IEEE Std 1364-2001. Superseded by IEEE Std 1800-2009).<br />\n
          \t\t\t\t<br />\n
          Verilog is a hardware description language (HDL) that was standardized as IEEE Std 1364™-1995 and first revised as IEEE Std 1364-2001. This revision corrects and clarifies features ambiguously described in the 1995 and 2001 editions. It also resolves incompatibilities and inconsistencies of IEEE 1364-2001 with IEEE Std 1800™-2005.<br />\n
          The intent of this standard is to serve as a complete specification of the Verilog HDL. This standard contains the following:<br />\n
          — The formal syntax and semantics of all Verilog HDL constructs<br />\n
          — The formal syntax and semantics of standard delay format (SDF) constructs<br />\n
          — Simulation system tasks and functions, such as text output display commands<br />\n
          — Compiler directives, such as text substitution macros and simulation time scaling<br />\n
          — The programming language interface (PLI) binding mechanism<br />\n
          — The formal syntax and semantics of the Verilog procedural interface (VPI)<br />\n
          — Informative usage examples<br />\n
          — Informative delay model for SDF<br />\n
          — The VPI header file<br />\n
          The purpose of the original document, IEEE Std 1364-2001, was to provide an industry standard based on the Verilog Hardware Description Language. The reason for the document's revision is to incorporate corrections that have been identified by the working group since 1364-1995 and 1364-2001 were published by the IEEE.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Verilog Hardware Description Language"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#123628 …}
    #channels: Doctrine\ORM\PersistentCollection {#123621 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7484 …}
    #reviews: Doctrine\ORM\PersistentCollection {#123625 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#123623 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#123635 …}
    -apiLastModifiedAt: DateTime @1754517600 {#123594
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1616454000 {#123642
      date: 2021-03-23 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1144360800 {#123601
      date: 2006-04-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1364"
    -bookCollection: ""
    -pageCount: 590
    -documents: Doctrine\ORM\PersistentCollection {#123634 …}
    -favorites: Doctrine\ORM\PersistentCollection {#123632 …}
  }
  "layout" => "vertical"
  "showPrice" => true
  "showStatusBadges" => true
  "additionalClasses" => "product__teaser--with-grey-border"
  "hasStretchedLink" => true
  "hoverType" => "shadow"
  "linkLabel" => "See more"
]
Attributes 
[]
Component 
App\Twig\Components\ProductCard {#123666
  +product: App\Entity\Product\Product {#123614
    #id: 10103
    #code: "IEEE00003641"
    #attributes: Doctrine\ORM\PersistentCollection {#123619 …}
    #variants: Doctrine\ORM\PersistentCollection {#123617 …}
    #options: Doctrine\ORM\PersistentCollection {#123612 …}
    #associations: Doctrine\ORM\PersistentCollection {#123615 …}
    #createdAt: DateTime @1751038817 {#123608
      date: 2025-06-27 17:40:17.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#123643
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#123630 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#123759
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#123614}
        #id: 35421
        #name: "IEEE 1364:2005"
        #slug: "ieee-1364-2005-ieee00003641-241755"
        #description: """
          Revision Standard - Superseded.<br />\n
          The Verilog hardware description language (HDL) is defined in this standard. Verilog HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine-readable and human-readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. The primary audiences for this standard are the implementers of tools supporting the language and advanced users of the language.<br />\n
          (Supersedes IEEE Std 1364-2001. Superseded by IEEE Std 1800-2009).<br />\n
          \t\t\t\t<br />\n
          Verilog is a hardware description language (HDL) that was standardized as IEEE Std 1364™-1995 and first revised as IEEE Std 1364-2001. This revision corrects and clarifies features ambiguously described in the 1995 and 2001 editions. It also resolves incompatibilities and inconsistencies of IEEE 1364-2001 with IEEE Std 1800™-2005.<br />\n
          The intent of this standard is to serve as a complete specification of the Verilog HDL. This standard contains the following:<br />\n
          — The formal syntax and semantics of all Verilog HDL constructs<br />\n
          — The formal syntax and semantics of standard delay format (SDF) constructs<br />\n
          — Simulation system tasks and functions, such as text output display commands<br />\n
          — Compiler directives, such as text substitution macros and simulation time scaling<br />\n
          — The programming language interface (PLI) binding mechanism<br />\n
          — The formal syntax and semantics of the Verilog procedural interface (VPI)<br />\n
          — Informative usage examples<br />\n
          — Informative delay model for SDF<br />\n
          — The VPI header file<br />\n
          The purpose of the original document, IEEE Std 1364-2001, was to provide an industry standard based on the Verilog Hardware Description Language. The reason for the document's revision is to incorporate corrections that have been identified by the working group since 1364-1995 and 1364-2001 were published by the IEEE.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Verilog Hardware Description Language"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#123628 …}
    #channels: Doctrine\ORM\PersistentCollection {#123621 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7484 …}
    #reviews: Doctrine\ORM\PersistentCollection {#123625 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#123623 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#123635 …}
    -apiLastModifiedAt: DateTime @1754517600 {#123594
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1616454000 {#123642
      date: 2021-03-23 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1144360800 {#123601
      date: 2006-04-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1364"
    -bookCollection: ""
    -pageCount: 590
    -documents: Doctrine\ORM\PersistentCollection {#123634 …}
    -favorites: Doctrine\ORM\PersistentCollection {#123632 …}
  }
  +layout: "vertical"
  +showPrice: true
  +showStatusBadges: true
  +additionalClasses: "product__teaser--with-grey-border"
  +linkLabel: "See more"
  +imageFilter: "product_thumbnail_teaser"
  +hasStretchedLink: true
  +backgroundColor: "white"
  +hoverType: "shadow"
}
ProductState App\Twig\Components\ProductState 114.0 MiB 0.26 ms
Input props 
[
  "product" => App\Entity\Product\Product {#123614
    #id: 10103
    #code: "IEEE00003641"
    #attributes: Doctrine\ORM\PersistentCollection {#123619 …}
    #variants: Doctrine\ORM\PersistentCollection {#123617 …}
    #options: Doctrine\ORM\PersistentCollection {#123612 …}
    #associations: Doctrine\ORM\PersistentCollection {#123615 …}
    #createdAt: DateTime @1751038817 {#123608
      date: 2025-06-27 17:40:17.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#123643
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#123630 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#123759
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#123614}
        #id: 35421
        #name: "IEEE 1364:2005"
        #slug: "ieee-1364-2005-ieee00003641-241755"
        #description: """
          Revision Standard - Superseded.<br />\n
          The Verilog hardware description language (HDL) is defined in this standard. Verilog HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine-readable and human-readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. The primary audiences for this standard are the implementers of tools supporting the language and advanced users of the language.<br />\n
          (Supersedes IEEE Std 1364-2001. Superseded by IEEE Std 1800-2009).<br />\n
          \t\t\t\t<br />\n
          Verilog is a hardware description language (HDL) that was standardized as IEEE Std 1364™-1995 and first revised as IEEE Std 1364-2001. This revision corrects and clarifies features ambiguously described in the 1995 and 2001 editions. It also resolves incompatibilities and inconsistencies of IEEE 1364-2001 with IEEE Std 1800™-2005.<br />\n
          The intent of this standard is to serve as a complete specification of the Verilog HDL. This standard contains the following:<br />\n
          — The formal syntax and semantics of all Verilog HDL constructs<br />\n
          — The formal syntax and semantics of standard delay format (SDF) constructs<br />\n
          — Simulation system tasks and functions, such as text output display commands<br />\n
          — Compiler directives, such as text substitution macros and simulation time scaling<br />\n
          — The programming language interface (PLI) binding mechanism<br />\n
          — The formal syntax and semantics of the Verilog procedural interface (VPI)<br />\n
          — Informative usage examples<br />\n
          — Informative delay model for SDF<br />\n
          — The VPI header file<br />\n
          The purpose of the original document, IEEE Std 1364-2001, was to provide an industry standard based on the Verilog Hardware Description Language. The reason for the document's revision is to incorporate corrections that have been identified by the working group since 1364-1995 and 1364-2001 were published by the IEEE.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Verilog Hardware Description Language"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#123628 …}
    #channels: Doctrine\ORM\PersistentCollection {#123621 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7484 …}
    #reviews: Doctrine\ORM\PersistentCollection {#123625 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#123623 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#123635 …}
    -apiLastModifiedAt: DateTime @1754517600 {#123594
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1616454000 {#123642
      date: 2021-03-23 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1144360800 {#123601
      date: 2006-04-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1364"
    -bookCollection: ""
    -pageCount: 590
    -documents: Doctrine\ORM\PersistentCollection {#123634 …}
    -favorites: Doctrine\ORM\PersistentCollection {#123632 …}
  }
]
Attributes 
[
  "showFullLabel" => false
]
Component 
App\Twig\Components\ProductState {#123761
  +product: App\Entity\Product\Product {#123614
    #id: 10103
    #code: "IEEE00003641"
    #attributes: Doctrine\ORM\PersistentCollection {#123619 …}
    #variants: Doctrine\ORM\PersistentCollection {#123617 …}
    #options: Doctrine\ORM\PersistentCollection {#123612 …}
    #associations: Doctrine\ORM\PersistentCollection {#123615 …}
    #createdAt: DateTime @1751038817 {#123608
      date: 2025-06-27 17:40:17.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#123643
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#123630 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#123759
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#123614}
        #id: 35421
        #name: "IEEE 1364:2005"
        #slug: "ieee-1364-2005-ieee00003641-241755"
        #description: """
          Revision Standard - Superseded.<br />\n
          The Verilog hardware description language (HDL) is defined in this standard. Verilog HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine-readable and human-readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. The primary audiences for this standard are the implementers of tools supporting the language and advanced users of the language.<br />\n
          (Supersedes IEEE Std 1364-2001. Superseded by IEEE Std 1800-2009).<br />\n
          \t\t\t\t<br />\n
          Verilog is a hardware description language (HDL) that was standardized as IEEE Std 1364™-1995 and first revised as IEEE Std 1364-2001. This revision corrects and clarifies features ambiguously described in the 1995 and 2001 editions. It also resolves incompatibilities and inconsistencies of IEEE 1364-2001 with IEEE Std 1800™-2005.<br />\n
          The intent of this standard is to serve as a complete specification of the Verilog HDL. This standard contains the following:<br />\n
          — The formal syntax and semantics of all Verilog HDL constructs<br />\n
          — The formal syntax and semantics of standard delay format (SDF) constructs<br />\n
          — Simulation system tasks and functions, such as text output display commands<br />\n
          — Compiler directives, such as text substitution macros and simulation time scaling<br />\n
          — The programming language interface (PLI) binding mechanism<br />\n
          — The formal syntax and semantics of the Verilog procedural interface (VPI)<br />\n
          — Informative usage examples<br />\n
          — Informative delay model for SDF<br />\n
          — The VPI header file<br />\n
          The purpose of the original document, IEEE Std 1364-2001, was to provide an industry standard based on the Verilog Hardware Description Language. The reason for the document's revision is to incorporate corrections that have been identified by the working group since 1364-1995 and 1364-2001 were published by the IEEE.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Verilog Hardware Description Language"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#123628 …}
    #channels: Doctrine\ORM\PersistentCollection {#123621 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7484 …}
    #reviews: Doctrine\ORM\PersistentCollection {#123625 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#123623 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#123635 …}
    -apiLastModifiedAt: DateTime @1754517600 {#123594
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1616454000 {#123642
      date: 2021-03-23 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1144360800 {#123601
      date: 2006-04-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1364"
    -bookCollection: ""
    -pageCount: 590
    -documents: Doctrine\ORM\PersistentCollection {#123634 …}
    -favorites: Doctrine\ORM\PersistentCollection {#123632 …}
  }
  +appearance: "state-suspended"
  +labels: [
    "Superseded"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductMostRecent App\Twig\Components\ProductMostRecent 114.0 MiB 0.87 ms
Input props 
[
  "product" => App\Entity\Product\Product {#123614
    #id: 10103
    #code: "IEEE00003641"
    #attributes: Doctrine\ORM\PersistentCollection {#123619 …}
    #variants: Doctrine\ORM\PersistentCollection {#123617 …}
    #options: Doctrine\ORM\PersistentCollection {#123612 …}
    #associations: Doctrine\ORM\PersistentCollection {#123615 …}
    #createdAt: DateTime @1751038817 {#123608
      date: 2025-06-27 17:40:17.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#123643
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#123630 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#123759
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#123614}
        #id: 35421
        #name: "IEEE 1364:2005"
        #slug: "ieee-1364-2005-ieee00003641-241755"
        #description: """
          Revision Standard - Superseded.<br />\n
          The Verilog hardware description language (HDL) is defined in this standard. Verilog HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine-readable and human-readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. The primary audiences for this standard are the implementers of tools supporting the language and advanced users of the language.<br />\n
          (Supersedes IEEE Std 1364-2001. Superseded by IEEE Std 1800-2009).<br />\n
          \t\t\t\t<br />\n
          Verilog is a hardware description language (HDL) that was standardized as IEEE Std 1364™-1995 and first revised as IEEE Std 1364-2001. This revision corrects and clarifies features ambiguously described in the 1995 and 2001 editions. It also resolves incompatibilities and inconsistencies of IEEE 1364-2001 with IEEE Std 1800™-2005.<br />\n
          The intent of this standard is to serve as a complete specification of the Verilog HDL. This standard contains the following:<br />\n
          — The formal syntax and semantics of all Verilog HDL constructs<br />\n
          — The formal syntax and semantics of standard delay format (SDF) constructs<br />\n
          — Simulation system tasks and functions, such as text output display commands<br />\n
          — Compiler directives, such as text substitution macros and simulation time scaling<br />\n
          — The programming language interface (PLI) binding mechanism<br />\n
          — The formal syntax and semantics of the Verilog procedural interface (VPI)<br />\n
          — Informative usage examples<br />\n
          — Informative delay model for SDF<br />\n
          — The VPI header file<br />\n
          The purpose of the original document, IEEE Std 1364-2001, was to provide an industry standard based on the Verilog Hardware Description Language. The reason for the document's revision is to incorporate corrections that have been identified by the working group since 1364-1995 and 1364-2001 were published by the IEEE.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Verilog Hardware Description Language"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#123628 …}
    #channels: Doctrine\ORM\PersistentCollection {#123621 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7484 …}
    #reviews: Doctrine\ORM\PersistentCollection {#123625 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#123623 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#123635 …}
    -apiLastModifiedAt: DateTime @1754517600 {#123594
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1616454000 {#123642
      date: 2021-03-23 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1144360800 {#123601
      date: 2006-04-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1364"
    -bookCollection: ""
    -pageCount: 590
    -documents: Doctrine\ORM\PersistentCollection {#123634 …}
    -favorites: Doctrine\ORM\PersistentCollection {#123632 …}
  }
]
Attributes 
[]
Component 
App\Twig\Components\ProductMostRecent {#123838
  +product: App\Entity\Product\Product {#123614
    #id: 10103
    #code: "IEEE00003641"
    #attributes: Doctrine\ORM\PersistentCollection {#123619 …}
    #variants: Doctrine\ORM\PersistentCollection {#123617 …}
    #options: Doctrine\ORM\PersistentCollection {#123612 …}
    #associations: Doctrine\ORM\PersistentCollection {#123615 …}
    #createdAt: DateTime @1751038817 {#123608
      date: 2025-06-27 17:40:17.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607004 {#123643
      date: 2025-08-08 00:50:04.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#123630 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#123759
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#123614}
        #id: 35421
        #name: "IEEE 1364:2005"
        #slug: "ieee-1364-2005-ieee00003641-241755"
        #description: """
          Revision Standard - Superseded.<br />\n
          The Verilog hardware description language (HDL) is defined in this standard. Verilog HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine-readable and human-readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. The primary audiences for this standard are the implementers of tools supporting the language and advanced users of the language.<br />\n
          (Supersedes IEEE Std 1364-2001. Superseded by IEEE Std 1800-2009).<br />\n
          \t\t\t\t<br />\n
          Verilog is a hardware description language (HDL) that was standardized as IEEE Std 1364™-1995 and first revised as IEEE Std 1364-2001. This revision corrects and clarifies features ambiguously described in the 1995 and 2001 editions. It also resolves incompatibilities and inconsistencies of IEEE 1364-2001 with IEEE Std 1800™-2005.<br />\n
          The intent of this standard is to serve as a complete specification of the Verilog HDL. This standard contains the following:<br />\n
          — The formal syntax and semantics of all Verilog HDL constructs<br />\n
          — The formal syntax and semantics of standard delay format (SDF) constructs<br />\n
          — Simulation system tasks and functions, such as text output display commands<br />\n
          — Compiler directives, such as text substitution macros and simulation time scaling<br />\n
          — The programming language interface (PLI) binding mechanism<br />\n
          — The formal syntax and semantics of the Verilog procedural interface (VPI)<br />\n
          — Informative usage examples<br />\n
          — Informative delay model for SDF<br />\n
          — The VPI header file<br />\n
          The purpose of the original document, IEEE Std 1364-2001, was to provide an industry standard based on the Verilog Hardware Description Language. The reason for the document's revision is to incorporate corrections that have been identified by the working group since 1364-1995 and 1364-2001 were published by the IEEE.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Verilog Hardware Description Language"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#123628 …}
    #channels: Doctrine\ORM\PersistentCollection {#123621 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7484 …}
    #reviews: Doctrine\ORM\PersistentCollection {#123625 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#123623 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#123635 …}
    -apiLastModifiedAt: DateTime @1754517600 {#123594
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1616454000 {#123642
      date: 2021-03-23 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1144360800 {#123601
      date: 2006-04-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1364"
    -bookCollection: ""
    -pageCount: 590
    -documents: Doctrine\ORM\PersistentCollection {#123634 …}
    -favorites: Doctrine\ORM\PersistentCollection {#123632 …}
  }
  +label: "Historical"
  +icon: "historical"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductCard App\Twig\Components\ProductCard 114.0 MiB 7.76 ms
Input props 
[
  "product" => App\Entity\Product\Product {#123604
    #id: 10912
    #code: "IEEE00005274"
    #attributes: Doctrine\ORM\PersistentCollection {#123691 …}
    #variants: Doctrine\ORM\PersistentCollection {#123686 …}
    #options: Doctrine\ORM\PersistentCollection {#123682 …}
    #associations: Doctrine\ORM\PersistentCollection {#123685 …}
    #createdAt: DateTime @1751039361 {#123610
      date: 2025-06-27 17:49:21.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#123609
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#123591 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#123965
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#123604}
        #id: 38657
        #name: "IEEE/IEC 61691-1-1:2011"
        #slug: "ieee-iec-61691-1-1-2011-ieee00005274-242564"
        #description: """
          Revision Standard - Superseded.<br />\n
          Adoption of IEEE Std 1076-2008. VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language. (Superseded by IEEE C95.1-2019)<br />\n
          \t\t\t\t
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEC/IEEE International Standard - Behavioural languages - Part 1-1: VHDL Language Reference Manual"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#123683 …}
    #channels: Doctrine\ORM\PersistentCollection {#123692 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7484 …}
    #reviews: Doctrine\ORM\PersistentCollection {#123668 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#123646 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#123603 …}
    -apiLastModifiedAt: DateTime @1754517600 {#123607
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#123606
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1305756000 {#123605
      date: 2011-05-19 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "61691-1-1"
    -bookCollection: ""
    -pageCount: 648
    -documents: Doctrine\ORM\PersistentCollection {#123600 …}
    -favorites: Doctrine\ORM\PersistentCollection {#123598 …}
  }
  "layout" => "vertical"
  "showPrice" => true
  "showStatusBadges" => true
  "additionalClasses" => "product__teaser--with-grey-border"
  "hasStretchedLink" => true
  "hoverType" => "shadow"
  "linkLabel" => "See more"
]
Attributes 
[]
Component 
App\Twig\Components\ProductCard {#123926
  +product: App\Entity\Product\Product {#123604
    #id: 10912
    #code: "IEEE00005274"
    #attributes: Doctrine\ORM\PersistentCollection {#123691 …}
    #variants: Doctrine\ORM\PersistentCollection {#123686 …}
    #options: Doctrine\ORM\PersistentCollection {#123682 …}
    #associations: Doctrine\ORM\PersistentCollection {#123685 …}
    #createdAt: DateTime @1751039361 {#123610
      date: 2025-06-27 17:49:21.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#123609
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#123591 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#123965
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#123604}
        #id: 38657
        #name: "IEEE/IEC 61691-1-1:2011"
        #slug: "ieee-iec-61691-1-1-2011-ieee00005274-242564"
        #description: """
          Revision Standard - Superseded.<br />\n
          Adoption of IEEE Std 1076-2008. VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language. (Superseded by IEEE C95.1-2019)<br />\n
          \t\t\t\t
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEC/IEEE International Standard - Behavioural languages - Part 1-1: VHDL Language Reference Manual"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#123683 …}
    #channels: Doctrine\ORM\PersistentCollection {#123692 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7484 …}
    #reviews: Doctrine\ORM\PersistentCollection {#123668 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#123646 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#123603 …}
    -apiLastModifiedAt: DateTime @1754517600 {#123607
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#123606
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1305756000 {#123605
      date: 2011-05-19 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "61691-1-1"
    -bookCollection: ""
    -pageCount: 648
    -documents: Doctrine\ORM\PersistentCollection {#123600 …}
    -favorites: Doctrine\ORM\PersistentCollection {#123598 …}
  }
  +layout: "vertical"
  +showPrice: true
  +showStatusBadges: true
  +additionalClasses: "product__teaser--with-grey-border"
  +linkLabel: "See more"
  +imageFilter: "product_thumbnail_teaser"
  +hasStretchedLink: true
  +backgroundColor: "white"
  +hoverType: "shadow"
}
ProductState App\Twig\Components\ProductState 114.0 MiB 0.26 ms
Input props 
[
  "product" => App\Entity\Product\Product {#123604
    #id: 10912
    #code: "IEEE00005274"
    #attributes: Doctrine\ORM\PersistentCollection {#123691 …}
    #variants: Doctrine\ORM\PersistentCollection {#123686 …}
    #options: Doctrine\ORM\PersistentCollection {#123682 …}
    #associations: Doctrine\ORM\PersistentCollection {#123685 …}
    #createdAt: DateTime @1751039361 {#123610
      date: 2025-06-27 17:49:21.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#123609
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#123591 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#123965
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#123604}
        #id: 38657
        #name: "IEEE/IEC 61691-1-1:2011"
        #slug: "ieee-iec-61691-1-1-2011-ieee00005274-242564"
        #description: """
          Revision Standard - Superseded.<br />\n
          Adoption of IEEE Std 1076-2008. VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language. (Superseded by IEEE C95.1-2019)<br />\n
          \t\t\t\t
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEC/IEEE International Standard - Behavioural languages - Part 1-1: VHDL Language Reference Manual"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#123683 …}
    #channels: Doctrine\ORM\PersistentCollection {#123692 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7484 …}
    #reviews: Doctrine\ORM\PersistentCollection {#123668 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#123646 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#123603 …}
    -apiLastModifiedAt: DateTime @1754517600 {#123607
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#123606
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1305756000 {#123605
      date: 2011-05-19 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "61691-1-1"
    -bookCollection: ""
    -pageCount: 648
    -documents: Doctrine\ORM\PersistentCollection {#123600 …}
    -favorites: Doctrine\ORM\PersistentCollection {#123598 …}
  }
]
Attributes 
[
  "showFullLabel" => false
]
Component 
App\Twig\Components\ProductState {#123972
  +product: App\Entity\Product\Product {#123604
    #id: 10912
    #code: "IEEE00005274"
    #attributes: Doctrine\ORM\PersistentCollection {#123691 …}
    #variants: Doctrine\ORM\PersistentCollection {#123686 …}
    #options: Doctrine\ORM\PersistentCollection {#123682 …}
    #associations: Doctrine\ORM\PersistentCollection {#123685 …}
    #createdAt: DateTime @1751039361 {#123610
      date: 2025-06-27 17:49:21.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#123609
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#123591 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#123965
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#123604}
        #id: 38657
        #name: "IEEE/IEC 61691-1-1:2011"
        #slug: "ieee-iec-61691-1-1-2011-ieee00005274-242564"
        #description: """
          Revision Standard - Superseded.<br />\n
          Adoption of IEEE Std 1076-2008. VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language. (Superseded by IEEE C95.1-2019)<br />\n
          \t\t\t\t
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEC/IEEE International Standard - Behavioural languages - Part 1-1: VHDL Language Reference Manual"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#123683 …}
    #channels: Doctrine\ORM\PersistentCollection {#123692 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7484 …}
    #reviews: Doctrine\ORM\PersistentCollection {#123668 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#123646 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#123603 …}
    -apiLastModifiedAt: DateTime @1754517600 {#123607
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#123606
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1305756000 {#123605
      date: 2011-05-19 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "61691-1-1"
    -bookCollection: ""
    -pageCount: 648
    -documents: Doctrine\ORM\PersistentCollection {#123600 …}
    -favorites: Doctrine\ORM\PersistentCollection {#123598 …}
  }
  +appearance: "state-suspended"
  +labels: [
    "Superseded"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductMostRecent App\Twig\Components\ProductMostRecent 114.0 MiB 0.90 ms
Input props 
[
  "product" => App\Entity\Product\Product {#123604
    #id: 10912
    #code: "IEEE00005274"
    #attributes: Doctrine\ORM\PersistentCollection {#123691 …}
    #variants: Doctrine\ORM\PersistentCollection {#123686 …}
    #options: Doctrine\ORM\PersistentCollection {#123682 …}
    #associations: Doctrine\ORM\PersistentCollection {#123685 …}
    #createdAt: DateTime @1751039361 {#123610
      date: 2025-06-27 17:49:21.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#123609
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#123591 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#123965
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#123604}
        #id: 38657
        #name: "IEEE/IEC 61691-1-1:2011"
        #slug: "ieee-iec-61691-1-1-2011-ieee00005274-242564"
        #description: """
          Revision Standard - Superseded.<br />\n
          Adoption of IEEE Std 1076-2008. VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language. (Superseded by IEEE C95.1-2019)<br />\n
          \t\t\t\t
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEC/IEEE International Standard - Behavioural languages - Part 1-1: VHDL Language Reference Manual"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#123683 …}
    #channels: Doctrine\ORM\PersistentCollection {#123692 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7484 …}
    #reviews: Doctrine\ORM\PersistentCollection {#123668 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#123646 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#123603 …}
    -apiLastModifiedAt: DateTime @1754517600 {#123607
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#123606
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1305756000 {#123605
      date: 2011-05-19 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "61691-1-1"
    -bookCollection: ""
    -pageCount: 648
    -documents: Doctrine\ORM\PersistentCollection {#123600 …}
    -favorites: Doctrine\ORM\PersistentCollection {#123598 …}
  }
]
Attributes 
[]
Component 
App\Twig\Components\ProductMostRecent {#124049
  +product: App\Entity\Product\Product {#123604
    #id: 10912
    #code: "IEEE00005274"
    #attributes: Doctrine\ORM\PersistentCollection {#123691 …}
    #variants: Doctrine\ORM\PersistentCollection {#123686 …}
    #options: Doctrine\ORM\PersistentCollection {#123682 …}
    #associations: Doctrine\ORM\PersistentCollection {#123685 …}
    #createdAt: DateTime @1751039361 {#123610
      date: 2025-06-27 17:49:21.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#123609
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#123591 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#123965
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#123604}
        #id: 38657
        #name: "IEEE/IEC 61691-1-1:2011"
        #slug: "ieee-iec-61691-1-1-2011-ieee00005274-242564"
        #description: """
          Revision Standard - Superseded.<br />\n
          Adoption of IEEE Std 1076-2008. VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language. (Superseded by IEEE C95.1-2019)<br />\n
          \t\t\t\t
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEC/IEEE International Standard - Behavioural languages - Part 1-1: VHDL Language Reference Manual"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#123683 …}
    #channels: Doctrine\ORM\PersistentCollection {#123692 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7484 …}
    #reviews: Doctrine\ORM\PersistentCollection {#123668 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#123646 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#123603 …}
    -apiLastModifiedAt: DateTime @1754517600 {#123607
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#123606
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1305756000 {#123605
      date: 2011-05-19 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "61691-1-1"
    -bookCollection: ""
    -pageCount: 648
    -documents: Doctrine\ORM\PersistentCollection {#123600 …}
    -favorites: Doctrine\ORM\PersistentCollection {#123598 …}
  }
  +label: "Historical"
  +icon: "historical"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}