Redirect 302 redirect from GET @sylius_shop_partial_cart_add_item (29b748)

GET https://dev.normadoc.fr/products/ieee-1149-7-2022-ieee00007703-244098

Response
200 OK
IP
216.73.216.116
Profiled on
Token
407bac

Components

4 Twig Components
12 Render Count
16 ms Render Time
142.0 MiB Memory Usage

Components

Name Metadata Render Count Render Time
ProductState 
"App\Twig\Components\ProductState"
components/ProductState.html.twig 		5 1.21ms
ProductMostRecent 
"App\Twig\Components\ProductMostRecent"
components/ProductMostRecent.html.twig 		5 3.67ms
ProductType 
"App\Twig\Components\ProductType"
components/ProductType.html.twig 		1 0.23ms
ProductCard 
"App\Twig\Components\ProductCard"
components/ProductCard.html.twig 		1 11.49ms

Render calls

ProductState App\Twig\Components\ProductState 142.0 MiB 0.36 ms
Input props 
[
  "product" => App\Entity\Product\Product {#7519
    #id: 12444
    #code: "IEEE00007703"
    #attributes: Doctrine\ORM\PersistentCollection {#8208 …}
    #variants: Doctrine\ORM\PersistentCollection {#8290 …}
    #options: Doctrine\ORM\PersistentCollection {#8629 …}
    #associations: Doctrine\ORM\PersistentCollection {#8586 …}
    #createdAt: DateTime @1751040435 {#7536
      date: 2025-06-27 18:07:15.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1753970953 {#7535
      date: 2025-07-31 16:09:13.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#8628 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#8613
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7519}
        #id: 44785
        #name: "IEEE 1149.7:2022"
        #slug: "ieee-1149-7-2022-ieee00007703-244098"
        #description: """
          Revision Standard - Active.<br />\n
          Circuitry that may be added to an integrated circuit to provide access to on-chip Test Access Ports (TAPs) specified by IEEE Std 1149.1 is described in this standard. The circuitry<br />\n
          uses IEEE Std 1149.1 as its foundation, providing complete backward compatibility, while aggressively adding features to support test and applications debug. It defines six classes of IEEE 1149.7 Test Access Ports (TAP.7s), T0 to T5, with each class providing incremental capability, building on that of the lower level classes. Class T0 provides the behavior specified by 1149.1 from startup when there are multiple on-chip TAPs. Class T1 adds common debug functions and features to minimize power consumption. Class T2 adds operating modes that maximize scan performance. It also provides an optional hot-connection capability to prevent system corruption when a connection is made to a powered system. Class T3 supports operation in either a four-wire Series or Star Scan Topology. Class T4 provides for communication with either a two-pin or four-pin interface. The two-pin operation serializes IEEE 1149.1 transactions and provides for higher Test Clock rates. Class T5 adds the ability to perform data transfers concurrently with scan, supports utilization of functions other than scan, and provides control of TAP.7 pins to custom debug technologies in a manner that ensures current and future interoperability.<br />\n
          \t\t\t\t<br />\n
          The standard will define a link between IEEE 1149.1 interfaces in Debug and Test Systems (DTS) and IEEE 1149.1 (JTAG) interfaces in Target Systems (TS). The link defined by this standard introduces an additional layer between these legacy interfaces. This layer may be viewed as an adapter that provides new functionality and features while preserving all elements of the original IEEE 1149.1 (JTAG) interfaces. The standard will define the link behavior (including timing characteristics of signals), protocols, and functionality of the adapters deployed within the DTS and TS. The standard will not modify or create inconsistencies with IEEE 1149.1 (JTAG). The standard will define a superset of the IEEE 1149.1 specification and achieve compliance with IEEE Std 1149.1.<br />\n
          The purpose of the standard is to define a debug and test interface that meets an expanding set of challenges facing Debug and Test Systems (many of which have emerged since the inception of the original IEEE Std 1149.1) while preserving the hardware and software investments of the many industries currently using IEEE Std 1149.1.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Reduced-Pin and Enhanced-Functionality Test Access Port and Boundary-Scan Architecture"
        -notes: "Active"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7944 …}
    #channels: Doctrine\ORM\PersistentCollection {#8105 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7518 …}
    #reviews: Doctrine\ORM\PersistentCollection {#8067 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#8119 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7747 …}
    -apiLastModifiedAt: DateTime @1743289200 {#7530
      date: 2025-03-30 00:00:00.0 Europe/Paris (+01:00)
    }
    -lastUpdatedAt: DateTime @1725832800 {#7496
      date: 2024-09-09 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1665698400 {#7531
      date: 2022-10-14 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1665698400 {#7521
      date: 2022-10-14 00:00:00.0 Europe/Paris (+02:00)
    }
    -edition: null
    -coreDocument: "1149.7"
    -bookCollection: ""
    -pageCount: 1048
    -documents: Doctrine\ORM\PersistentCollection {#7787 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7929 …}
  }
  "showFullLabel" => "true"
]
Attributes 
[
  "showFullLabel" => "true"
]
Component 
App\Twig\Components\ProductState {#95109
  +product: App\Entity\Product\Product {#7519
    #id: 12444
    #code: "IEEE00007703"
    #attributes: Doctrine\ORM\PersistentCollection {#8208 …}
    #variants: Doctrine\ORM\PersistentCollection {#8290 …}
    #options: Doctrine\ORM\PersistentCollection {#8629 …}
    #associations: Doctrine\ORM\PersistentCollection {#8586 …}
    #createdAt: DateTime @1751040435 {#7536
      date: 2025-06-27 18:07:15.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1753970953 {#7535
      date: 2025-07-31 16:09:13.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#8628 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#8613
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7519}
        #id: 44785
        #name: "IEEE 1149.7:2022"
        #slug: "ieee-1149-7-2022-ieee00007703-244098"
        #description: """
          Revision Standard - Active.<br />\n
          Circuitry that may be added to an integrated circuit to provide access to on-chip Test Access Ports (TAPs) specified by IEEE Std 1149.1 is described in this standard. The circuitry<br />\n
          uses IEEE Std 1149.1 as its foundation, providing complete backward compatibility, while aggressively adding features to support test and applications debug. It defines six classes of IEEE 1149.7 Test Access Ports (TAP.7s), T0 to T5, with each class providing incremental capability, building on that of the lower level classes. Class T0 provides the behavior specified by 1149.1 from startup when there are multiple on-chip TAPs. Class T1 adds common debug functions and features to minimize power consumption. Class T2 adds operating modes that maximize scan performance. It also provides an optional hot-connection capability to prevent system corruption when a connection is made to a powered system. Class T3 supports operation in either a four-wire Series or Star Scan Topology. Class T4 provides for communication with either a two-pin or four-pin interface. The two-pin operation serializes IEEE 1149.1 transactions and provides for higher Test Clock rates. Class T5 adds the ability to perform data transfers concurrently with scan, supports utilization of functions other than scan, and provides control of TAP.7 pins to custom debug technologies in a manner that ensures current and future interoperability.<br />\n
          \t\t\t\t<br />\n
          The standard will define a link between IEEE 1149.1 interfaces in Debug and Test Systems (DTS) and IEEE 1149.1 (JTAG) interfaces in Target Systems (TS). The link defined by this standard introduces an additional layer between these legacy interfaces. This layer may be viewed as an adapter that provides new functionality and features while preserving all elements of the original IEEE 1149.1 (JTAG) interfaces. The standard will define the link behavior (including timing characteristics of signals), protocols, and functionality of the adapters deployed within the DTS and TS. The standard will not modify or create inconsistencies with IEEE 1149.1 (JTAG). The standard will define a superset of the IEEE 1149.1 specification and achieve compliance with IEEE Std 1149.1.<br />\n
          The purpose of the standard is to define a debug and test interface that meets an expanding set of challenges facing Debug and Test Systems (many of which have emerged since the inception of the original IEEE Std 1149.1) while preserving the hardware and software investments of the many industries currently using IEEE Std 1149.1.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Reduced-Pin and Enhanced-Functionality Test Access Port and Boundary-Scan Architecture"
        -notes: "Active"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7944 …}
    #channels: Doctrine\ORM\PersistentCollection {#8105 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7518 …}
    #reviews: Doctrine\ORM\PersistentCollection {#8067 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#8119 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7747 …}
    -apiLastModifiedAt: DateTime @1743289200 {#7530
      date: 2025-03-30 00:00:00.0 Europe/Paris (+01:00)
    }
    -lastUpdatedAt: DateTime @1725832800 {#7496
      date: 2024-09-09 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1665698400 {#7531
      date: 2022-10-14 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1665698400 {#7521
      date: 2022-10-14 00:00:00.0 Europe/Paris (+02:00)
    }
    -edition: null
    -coreDocument: "1149.7"
    -bookCollection: ""
    -pageCount: 1048
    -documents: Doctrine\ORM\PersistentCollection {#7787 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7929 …}
  }
  +appearance: "state-active"
  +labels: [
    "Active"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductType App\Twig\Components\ProductType 142.0 MiB 0.23 ms
Input props 
[
  "product" => App\Entity\Product\Product {#7519
    #id: 12444
    #code: "IEEE00007703"
    #attributes: Doctrine\ORM\PersistentCollection {#8208 …}
    #variants: Doctrine\ORM\PersistentCollection {#8290 …}
    #options: Doctrine\ORM\PersistentCollection {#8629 …}
    #associations: Doctrine\ORM\PersistentCollection {#8586 …}
    #createdAt: DateTime @1751040435 {#7536
      date: 2025-06-27 18:07:15.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1753970953 {#7535
      date: 2025-07-31 16:09:13.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#8628 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#8613
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7519}
        #id: 44785
        #name: "IEEE 1149.7:2022"
        #slug: "ieee-1149-7-2022-ieee00007703-244098"
        #description: """
          Revision Standard - Active.<br />\n
          Circuitry that may be added to an integrated circuit to provide access to on-chip Test Access Ports (TAPs) specified by IEEE Std 1149.1 is described in this standard. The circuitry<br />\n
          uses IEEE Std 1149.1 as its foundation, providing complete backward compatibility, while aggressively adding features to support test and applications debug. It defines six classes of IEEE 1149.7 Test Access Ports (TAP.7s), T0 to T5, with each class providing incremental capability, building on that of the lower level classes. Class T0 provides the behavior specified by 1149.1 from startup when there are multiple on-chip TAPs. Class T1 adds common debug functions and features to minimize power consumption. Class T2 adds operating modes that maximize scan performance. It also provides an optional hot-connection capability to prevent system corruption when a connection is made to a powered system. Class T3 supports operation in either a four-wire Series or Star Scan Topology. Class T4 provides for communication with either a two-pin or four-pin interface. The two-pin operation serializes IEEE 1149.1 transactions and provides for higher Test Clock rates. Class T5 adds the ability to perform data transfers concurrently with scan, supports utilization of functions other than scan, and provides control of TAP.7 pins to custom debug technologies in a manner that ensures current and future interoperability.<br />\n
          \t\t\t\t<br />\n
          The standard will define a link between IEEE 1149.1 interfaces in Debug and Test Systems (DTS) and IEEE 1149.1 (JTAG) interfaces in Target Systems (TS). The link defined by this standard introduces an additional layer between these legacy interfaces. This layer may be viewed as an adapter that provides new functionality and features while preserving all elements of the original IEEE 1149.1 (JTAG) interfaces. The standard will define the link behavior (including timing characteristics of signals), protocols, and functionality of the adapters deployed within the DTS and TS. The standard will not modify or create inconsistencies with IEEE 1149.1 (JTAG). The standard will define a superset of the IEEE 1149.1 specification and achieve compliance with IEEE Std 1149.1.<br />\n
          The purpose of the standard is to define a debug and test interface that meets an expanding set of challenges facing Debug and Test Systems (many of which have emerged since the inception of the original IEEE Std 1149.1) while preserving the hardware and software investments of the many industries currently using IEEE Std 1149.1.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Reduced-Pin and Enhanced-Functionality Test Access Port and Boundary-Scan Architecture"
        -notes: "Active"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7944 …}
    #channels: Doctrine\ORM\PersistentCollection {#8105 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7518 …}
    #reviews: Doctrine\ORM\PersistentCollection {#8067 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#8119 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7747 …}
    -apiLastModifiedAt: DateTime @1743289200 {#7530
      date: 2025-03-30 00:00:00.0 Europe/Paris (+01:00)
    }
    -lastUpdatedAt: DateTime @1725832800 {#7496
      date: 2024-09-09 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1665698400 {#7531
      date: 2022-10-14 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1665698400 {#7521
      date: 2022-10-14 00:00:00.0 Europe/Paris (+02:00)
    }
    -edition: null
    -coreDocument: "1149.7"
    -bookCollection: ""
    -pageCount: 1048
    -documents: Doctrine\ORM\PersistentCollection {#7787 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7929 …}
  }
]
Attributes 
[]
Component 
App\Twig\Components\ProductType {#95289
  +product: App\Entity\Product\Product {#7519
    #id: 12444
    #code: "IEEE00007703"
    #attributes: Doctrine\ORM\PersistentCollection {#8208 …}
    #variants: Doctrine\ORM\PersistentCollection {#8290 …}
    #options: Doctrine\ORM\PersistentCollection {#8629 …}
    #associations: Doctrine\ORM\PersistentCollection {#8586 …}
    #createdAt: DateTime @1751040435 {#7536
      date: 2025-06-27 18:07:15.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1753970953 {#7535
      date: 2025-07-31 16:09:13.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#8628 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#8613
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7519}
        #id: 44785
        #name: "IEEE 1149.7:2022"
        #slug: "ieee-1149-7-2022-ieee00007703-244098"
        #description: """
          Revision Standard - Active.<br />\n
          Circuitry that may be added to an integrated circuit to provide access to on-chip Test Access Ports (TAPs) specified by IEEE Std 1149.1 is described in this standard. The circuitry<br />\n
          uses IEEE Std 1149.1 as its foundation, providing complete backward compatibility, while aggressively adding features to support test and applications debug. It defines six classes of IEEE 1149.7 Test Access Ports (TAP.7s), T0 to T5, with each class providing incremental capability, building on that of the lower level classes. Class T0 provides the behavior specified by 1149.1 from startup when there are multiple on-chip TAPs. Class T1 adds common debug functions and features to minimize power consumption. Class T2 adds operating modes that maximize scan performance. It also provides an optional hot-connection capability to prevent system corruption when a connection is made to a powered system. Class T3 supports operation in either a four-wire Series or Star Scan Topology. Class T4 provides for communication with either a two-pin or four-pin interface. The two-pin operation serializes IEEE 1149.1 transactions and provides for higher Test Clock rates. Class T5 adds the ability to perform data transfers concurrently with scan, supports utilization of functions other than scan, and provides control of TAP.7 pins to custom debug technologies in a manner that ensures current and future interoperability.<br />\n
          \t\t\t\t<br />\n
          The standard will define a link between IEEE 1149.1 interfaces in Debug and Test Systems (DTS) and IEEE 1149.1 (JTAG) interfaces in Target Systems (TS). The link defined by this standard introduces an additional layer between these legacy interfaces. This layer may be viewed as an adapter that provides new functionality and features while preserving all elements of the original IEEE 1149.1 (JTAG) interfaces. The standard will define the link behavior (including timing characteristics of signals), protocols, and functionality of the adapters deployed within the DTS and TS. The standard will not modify or create inconsistencies with IEEE 1149.1 (JTAG). The standard will define a superset of the IEEE 1149.1 specification and achieve compliance with IEEE Std 1149.1.<br />\n
          The purpose of the standard is to define a debug and test interface that meets an expanding set of challenges facing Debug and Test Systems (many of which have emerged since the inception of the original IEEE Std 1149.1) while preserving the hardware and software investments of the many industries currently using IEEE Std 1149.1.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Reduced-Pin and Enhanced-Functionality Test Access Port and Boundary-Scan Architecture"
        -notes: "Active"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7944 …}
    #channels: Doctrine\ORM\PersistentCollection {#8105 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7518 …}
    #reviews: Doctrine\ORM\PersistentCollection {#8067 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#8119 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7747 …}
    -apiLastModifiedAt: DateTime @1743289200 {#7530
      date: 2025-03-30 00:00:00.0 Europe/Paris (+01:00)
    }
    -lastUpdatedAt: DateTime @1725832800 {#7496
      date: 2024-09-09 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1665698400 {#7531
      date: 2022-10-14 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1665698400 {#7521
      date: 2022-10-14 00:00:00.0 Europe/Paris (+02:00)
    }
    -edition: null
    -coreDocument: "1149.7"
    -bookCollection: ""
    -pageCount: 1048
    -documents: Doctrine\ORM\PersistentCollection {#7787 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7929 …}
  }
  +label: "Standard"
  -typeAttributeCode: "type"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductMostRecent App\Twig\Components\ProductMostRecent 142.0 MiB 0.72 ms
Input props 
[
  "product" => App\Entity\Product\Product {#7519
    #id: 12444
    #code: "IEEE00007703"
    #attributes: Doctrine\ORM\PersistentCollection {#8208 …}
    #variants: Doctrine\ORM\PersistentCollection {#8290 …}
    #options: Doctrine\ORM\PersistentCollection {#8629 …}
    #associations: Doctrine\ORM\PersistentCollection {#8586 …}
    #createdAt: DateTime @1751040435 {#7536
      date: 2025-06-27 18:07:15.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1753970953 {#7535
      date: 2025-07-31 16:09:13.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#8628 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#8613
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7519}
        #id: 44785
        #name: "IEEE 1149.7:2022"
        #slug: "ieee-1149-7-2022-ieee00007703-244098"
        #description: """
          Revision Standard - Active.<br />\n
          Circuitry that may be added to an integrated circuit to provide access to on-chip Test Access Ports (TAPs) specified by IEEE Std 1149.1 is described in this standard. The circuitry<br />\n
          uses IEEE Std 1149.1 as its foundation, providing complete backward compatibility, while aggressively adding features to support test and applications debug. It defines six classes of IEEE 1149.7 Test Access Ports (TAP.7s), T0 to T5, with each class providing incremental capability, building on that of the lower level classes. Class T0 provides the behavior specified by 1149.1 from startup when there are multiple on-chip TAPs. Class T1 adds common debug functions and features to minimize power consumption. Class T2 adds operating modes that maximize scan performance. It also provides an optional hot-connection capability to prevent system corruption when a connection is made to a powered system. Class T3 supports operation in either a four-wire Series or Star Scan Topology. Class T4 provides for communication with either a two-pin or four-pin interface. The two-pin operation serializes IEEE 1149.1 transactions and provides for higher Test Clock rates. Class T5 adds the ability to perform data transfers concurrently with scan, supports utilization of functions other than scan, and provides control of TAP.7 pins to custom debug technologies in a manner that ensures current and future interoperability.<br />\n
          \t\t\t\t<br />\n
          The standard will define a link between IEEE 1149.1 interfaces in Debug and Test Systems (DTS) and IEEE 1149.1 (JTAG) interfaces in Target Systems (TS). The link defined by this standard introduces an additional layer between these legacy interfaces. This layer may be viewed as an adapter that provides new functionality and features while preserving all elements of the original IEEE 1149.1 (JTAG) interfaces. The standard will define the link behavior (including timing characteristics of signals), protocols, and functionality of the adapters deployed within the DTS and TS. The standard will not modify or create inconsistencies with IEEE 1149.1 (JTAG). The standard will define a superset of the IEEE 1149.1 specification and achieve compliance with IEEE Std 1149.1.<br />\n
          The purpose of the standard is to define a debug and test interface that meets an expanding set of challenges facing Debug and Test Systems (many of which have emerged since the inception of the original IEEE Std 1149.1) while preserving the hardware and software investments of the many industries currently using IEEE Std 1149.1.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Reduced-Pin and Enhanced-Functionality Test Access Port and Boundary-Scan Architecture"
        -notes: "Active"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7944 …}
    #channels: Doctrine\ORM\PersistentCollection {#8105 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7518 …}
    #reviews: Doctrine\ORM\PersistentCollection {#8067 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#8119 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7747 …}
    -apiLastModifiedAt: DateTime @1743289200 {#7530
      date: 2025-03-30 00:00:00.0 Europe/Paris (+01:00)
    }
    -lastUpdatedAt: DateTime @1725832800 {#7496
      date: 2024-09-09 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1665698400 {#7531
      date: 2022-10-14 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1665698400 {#7521
      date: 2022-10-14 00:00:00.0 Europe/Paris (+02:00)
    }
    -edition: null
    -coreDocument: "1149.7"
    -bookCollection: ""
    -pageCount: 1048
    -documents: Doctrine\ORM\PersistentCollection {#7787 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7929 …}
  }
]
Attributes 
[]
Component 
App\Twig\Components\ProductMostRecent {#95364
  +product: App\Entity\Product\Product {#7519
    #id: 12444
    #code: "IEEE00007703"
    #attributes: Doctrine\ORM\PersistentCollection {#8208 …}
    #variants: Doctrine\ORM\PersistentCollection {#8290 …}
    #options: Doctrine\ORM\PersistentCollection {#8629 …}
    #associations: Doctrine\ORM\PersistentCollection {#8586 …}
    #createdAt: DateTime @1751040435 {#7536
      date: 2025-06-27 18:07:15.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1753970953 {#7535
      date: 2025-07-31 16:09:13.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#8628 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#8613
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7519}
        #id: 44785
        #name: "IEEE 1149.7:2022"
        #slug: "ieee-1149-7-2022-ieee00007703-244098"
        #description: """
          Revision Standard - Active.<br />\n
          Circuitry that may be added to an integrated circuit to provide access to on-chip Test Access Ports (TAPs) specified by IEEE Std 1149.1 is described in this standard. The circuitry<br />\n
          uses IEEE Std 1149.1 as its foundation, providing complete backward compatibility, while aggressively adding features to support test and applications debug. It defines six classes of IEEE 1149.7 Test Access Ports (TAP.7s), T0 to T5, with each class providing incremental capability, building on that of the lower level classes. Class T0 provides the behavior specified by 1149.1 from startup when there are multiple on-chip TAPs. Class T1 adds common debug functions and features to minimize power consumption. Class T2 adds operating modes that maximize scan performance. It also provides an optional hot-connection capability to prevent system corruption when a connection is made to a powered system. Class T3 supports operation in either a four-wire Series or Star Scan Topology. Class T4 provides for communication with either a two-pin or four-pin interface. The two-pin operation serializes IEEE 1149.1 transactions and provides for higher Test Clock rates. Class T5 adds the ability to perform data transfers concurrently with scan, supports utilization of functions other than scan, and provides control of TAP.7 pins to custom debug technologies in a manner that ensures current and future interoperability.<br />\n
          \t\t\t\t<br />\n
          The standard will define a link between IEEE 1149.1 interfaces in Debug and Test Systems (DTS) and IEEE 1149.1 (JTAG) interfaces in Target Systems (TS). The link defined by this standard introduces an additional layer between these legacy interfaces. This layer may be viewed as an adapter that provides new functionality and features while preserving all elements of the original IEEE 1149.1 (JTAG) interfaces. The standard will define the link behavior (including timing characteristics of signals), protocols, and functionality of the adapters deployed within the DTS and TS. The standard will not modify or create inconsistencies with IEEE 1149.1 (JTAG). The standard will define a superset of the IEEE 1149.1 specification and achieve compliance with IEEE Std 1149.1.<br />\n
          The purpose of the standard is to define a debug and test interface that meets an expanding set of challenges facing Debug and Test Systems (many of which have emerged since the inception of the original IEEE Std 1149.1) while preserving the hardware and software investments of the many industries currently using IEEE Std 1149.1.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Reduced-Pin and Enhanced-Functionality Test Access Port and Boundary-Scan Architecture"
        -notes: "Active"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7944 …}
    #channels: Doctrine\ORM\PersistentCollection {#8105 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7518 …}
    #reviews: Doctrine\ORM\PersistentCollection {#8067 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#8119 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7747 …}
    -apiLastModifiedAt: DateTime @1743289200 {#7530
      date: 2025-03-30 00:00:00.0 Europe/Paris (+01:00)
    }
    -lastUpdatedAt: DateTime @1725832800 {#7496
      date: 2024-09-09 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1665698400 {#7531
      date: 2022-10-14 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1665698400 {#7521
      date: 2022-10-14 00:00:00.0 Europe/Paris (+02:00)
    }
    -edition: null
    -coreDocument: "1149.7"
    -bookCollection: ""
    -pageCount: 1048
    -documents: Doctrine\ORM\PersistentCollection {#7787 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7929 …}
  }
  +label: "Most Recent"
  +icon: "check-xs"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductState App\Twig\Components\ProductState 142.0 MiB 0.25 ms
Input props 
[
  "product" => App\Entity\Product\Product {#102376
    #id: 10224
    #code: "IEEE00003936"
    #attributes: Doctrine\ORM\PersistentCollection {#102357 …}
    #variants: Doctrine\ORM\PersistentCollection {#102354 …}
    #options: Doctrine\ORM\PersistentCollection {#102350 …}
    #associations: Doctrine\ORM\PersistentCollection {#102352 …}
    #createdAt: DateTime @1751038910 {#102383
      date: 2025-06-27 17:41:50.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#102356
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#102367 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#102394
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#102376}
        #id: 35905
        #name: "IEEE 1149.7:2009"
        #slug: "ieee-1149-7-2009-ieee00003936-241876"
        #description: """
          New IEEE Standard - Inactive-Reserved.<br />\n
          This specification describes circuitry that may be added to an integrated circuit to provide access to on-chip Test Access Ports (TAPs) specified by IEEE Std 1149.1TM-2001. The circuitry uses IEEE 1149.1-2001 as its foundation, providing complete backward compatibility, while aggressively adding features to support test and applications debug. It defines six classes of 1149.7 Test Access Ports (TAP.7s), T0-T5, with each class providing incremental capability, building on that of the lower level classes. Class T0 provides the behavior specified by 1149.1 from startup when there are multiple on-chip TAPs. Class T1 adds common debug functions and features to minimize power consumption. Class T2 adds operating modes that maximize scan performance. It also provides an optional hot-connection capability to prevent system corruption when a connection is made to a powered system. Class T3 supports operation in either a fourwire Series or Star Scan Topology. Class T4 provides for communication with either a two-pin or four-pin interface. The two-pin operation serializes 1149.1 transactions and provides for higher Test Clock rates. Class T5 adds the ability to perform data transfers concurrent with scan, supports utilization of functions other than scan, and provides control of TAP.7 pins to custom debug technologies in a manner that ensures current and future interoperability.<br />\n
          \t\t\t\t<br />\n
          The standard will define a link between IEEE 1149.1 interfaces in Debug and Test Systems (DTS) and IEEE 1149.1 (JTAG) interfaces in Target Systems (TS). The link defined by this standard introduces an additional layer between these legacy interfaces. This layer may be viewed as an adapter that provides new functionality and features while preserving all elements of the original IEEE 1149.1 (JTAG) interfaces. The standard will define the link behavior (including timing characteristics of signals), protocols, and functionality of the adapters deployed within the DTS and TS. The standard will not modify or create inconsistencies with IEEE 1149.1 (JTAG). The standard will define a superset of the IEEE 1149.1 specification and achieve compliance with IEEE Std 1149.1TM-2001.<br />\n
          The purpose of the standard is to define a debug and test interface that meets an expanding set of challenges facing Debug and Test Systems (many of which have emerged since the inception of the original IEEE Std 1149.1) while preserving the hardware and software investments of the many industries currently using IEEE Std 1149.1-2001.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Reduced-Pin and Enhanced-Functionality Test Access Port and Boundary-Scan Architecture"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#102365 …}
    #channels: Doctrine\ORM\PersistentCollection {#102359 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7518 …}
    #reviews: Doctrine\ORM\PersistentCollection {#102363 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#102361 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#102374 …}
    -apiLastModifiedAt: DateTime @1754517600 {#102343
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1698706800 {#102382
      date: 2023-10-31 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1265756400 {#102381
      date: 2010-02-10 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1616626800 {#102375
      date: 2021-03-25 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1149.7"
    -bookCollection: ""
    -pageCount: 985
    -documents: Doctrine\ORM\PersistentCollection {#102372 …}
    -favorites: Doctrine\ORM\PersistentCollection {#102370 …}
  }
  "showFullLabel" => "true"
]
Attributes 
[
  "showFullLabel" => "true"
]
Component 
App\Twig\Components\ProductState {#102430
  +product: App\Entity\Product\Product {#102376
    #id: 10224
    #code: "IEEE00003936"
    #attributes: Doctrine\ORM\PersistentCollection {#102357 …}
    #variants: Doctrine\ORM\PersistentCollection {#102354 …}
    #options: Doctrine\ORM\PersistentCollection {#102350 …}
    #associations: Doctrine\ORM\PersistentCollection {#102352 …}
    #createdAt: DateTime @1751038910 {#102383
      date: 2025-06-27 17:41:50.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#102356
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#102367 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#102394
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#102376}
        #id: 35905
        #name: "IEEE 1149.7:2009"
        #slug: "ieee-1149-7-2009-ieee00003936-241876"
        #description: """
          New IEEE Standard - Inactive-Reserved.<br />\n
          This specification describes circuitry that may be added to an integrated circuit to provide access to on-chip Test Access Ports (TAPs) specified by IEEE Std 1149.1TM-2001. The circuitry uses IEEE 1149.1-2001 as its foundation, providing complete backward compatibility, while aggressively adding features to support test and applications debug. It defines six classes of 1149.7 Test Access Ports (TAP.7s), T0-T5, with each class providing incremental capability, building on that of the lower level classes. Class T0 provides the behavior specified by 1149.1 from startup when there are multiple on-chip TAPs. Class T1 adds common debug functions and features to minimize power consumption. Class T2 adds operating modes that maximize scan performance. It also provides an optional hot-connection capability to prevent system corruption when a connection is made to a powered system. Class T3 supports operation in either a fourwire Series or Star Scan Topology. Class T4 provides for communication with either a two-pin or four-pin interface. The two-pin operation serializes 1149.1 transactions and provides for higher Test Clock rates. Class T5 adds the ability to perform data transfers concurrent with scan, supports utilization of functions other than scan, and provides control of TAP.7 pins to custom debug technologies in a manner that ensures current and future interoperability.<br />\n
          \t\t\t\t<br />\n
          The standard will define a link between IEEE 1149.1 interfaces in Debug and Test Systems (DTS) and IEEE 1149.1 (JTAG) interfaces in Target Systems (TS). The link defined by this standard introduces an additional layer between these legacy interfaces. This layer may be viewed as an adapter that provides new functionality and features while preserving all elements of the original IEEE 1149.1 (JTAG) interfaces. The standard will define the link behavior (including timing characteristics of signals), protocols, and functionality of the adapters deployed within the DTS and TS. The standard will not modify or create inconsistencies with IEEE 1149.1 (JTAG). The standard will define a superset of the IEEE 1149.1 specification and achieve compliance with IEEE Std 1149.1TM-2001.<br />\n
          The purpose of the standard is to define a debug and test interface that meets an expanding set of challenges facing Debug and Test Systems (many of which have emerged since the inception of the original IEEE Std 1149.1) while preserving the hardware and software investments of the many industries currently using IEEE Std 1149.1-2001.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Reduced-Pin and Enhanced-Functionality Test Access Port and Boundary-Scan Architecture"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#102365 …}
    #channels: Doctrine\ORM\PersistentCollection {#102359 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7518 …}
    #reviews: Doctrine\ORM\PersistentCollection {#102363 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#102361 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#102374 …}
    -apiLastModifiedAt: DateTime @1754517600 {#102343
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1698706800 {#102382
      date: 2023-10-31 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1265756400 {#102381
      date: 2010-02-10 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1616626800 {#102375
      date: 2021-03-25 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1149.7"
    -bookCollection: ""
    -pageCount: 985
    -documents: Doctrine\ORM\PersistentCollection {#102372 …}
    -favorites: Doctrine\ORM\PersistentCollection {#102370 …}
  }
  +appearance: "state-withdrawn"
  +labels: [
    "Withdrawn"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductMostRecent App\Twig\Components\ProductMostRecent 142.0 MiB 0.79 ms
Input props 
[
  "product" => App\Entity\Product\Product {#102376
    #id: 10224
    #code: "IEEE00003936"
    #attributes: Doctrine\ORM\PersistentCollection {#102357 …}
    #variants: Doctrine\ORM\PersistentCollection {#102354 …}
    #options: Doctrine\ORM\PersistentCollection {#102350 …}
    #associations: Doctrine\ORM\PersistentCollection {#102352 …}
    #createdAt: DateTime @1751038910 {#102383
      date: 2025-06-27 17:41:50.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#102356
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#102367 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#102394
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#102376}
        #id: 35905
        #name: "IEEE 1149.7:2009"
        #slug: "ieee-1149-7-2009-ieee00003936-241876"
        #description: """
          New IEEE Standard - Inactive-Reserved.<br />\n
          This specification describes circuitry that may be added to an integrated circuit to provide access to on-chip Test Access Ports (TAPs) specified by IEEE Std 1149.1TM-2001. The circuitry uses IEEE 1149.1-2001 as its foundation, providing complete backward compatibility, while aggressively adding features to support test and applications debug. It defines six classes of 1149.7 Test Access Ports (TAP.7s), T0-T5, with each class providing incremental capability, building on that of the lower level classes. Class T0 provides the behavior specified by 1149.1 from startup when there are multiple on-chip TAPs. Class T1 adds common debug functions and features to minimize power consumption. Class T2 adds operating modes that maximize scan performance. It also provides an optional hot-connection capability to prevent system corruption when a connection is made to a powered system. Class T3 supports operation in either a fourwire Series or Star Scan Topology. Class T4 provides for communication with either a two-pin or four-pin interface. The two-pin operation serializes 1149.1 transactions and provides for higher Test Clock rates. Class T5 adds the ability to perform data transfers concurrent with scan, supports utilization of functions other than scan, and provides control of TAP.7 pins to custom debug technologies in a manner that ensures current and future interoperability.<br />\n
          \t\t\t\t<br />\n
          The standard will define a link between IEEE 1149.1 interfaces in Debug and Test Systems (DTS) and IEEE 1149.1 (JTAG) interfaces in Target Systems (TS). The link defined by this standard introduces an additional layer between these legacy interfaces. This layer may be viewed as an adapter that provides new functionality and features while preserving all elements of the original IEEE 1149.1 (JTAG) interfaces. The standard will define the link behavior (including timing characteristics of signals), protocols, and functionality of the adapters deployed within the DTS and TS. The standard will not modify or create inconsistencies with IEEE 1149.1 (JTAG). The standard will define a superset of the IEEE 1149.1 specification and achieve compliance with IEEE Std 1149.1TM-2001.<br />\n
          The purpose of the standard is to define a debug and test interface that meets an expanding set of challenges facing Debug and Test Systems (many of which have emerged since the inception of the original IEEE Std 1149.1) while preserving the hardware and software investments of the many industries currently using IEEE Std 1149.1-2001.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Reduced-Pin and Enhanced-Functionality Test Access Port and Boundary-Scan Architecture"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#102365 …}
    #channels: Doctrine\ORM\PersistentCollection {#102359 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7518 …}
    #reviews: Doctrine\ORM\PersistentCollection {#102363 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#102361 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#102374 …}
    -apiLastModifiedAt: DateTime @1754517600 {#102343
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1698706800 {#102382
      date: 2023-10-31 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1265756400 {#102381
      date: 2010-02-10 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1616626800 {#102375
      date: 2021-03-25 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1149.7"
    -bookCollection: ""
    -pageCount: 985
    -documents: Doctrine\ORM\PersistentCollection {#102372 …}
    -favorites: Doctrine\ORM\PersistentCollection {#102370 …}
  }
]
Attributes 
[]
Component 
App\Twig\Components\ProductMostRecent {#102497
  +product: App\Entity\Product\Product {#102376
    #id: 10224
    #code: "IEEE00003936"
    #attributes: Doctrine\ORM\PersistentCollection {#102357 …}
    #variants: Doctrine\ORM\PersistentCollection {#102354 …}
    #options: Doctrine\ORM\PersistentCollection {#102350 …}
    #associations: Doctrine\ORM\PersistentCollection {#102352 …}
    #createdAt: DateTime @1751038910 {#102383
      date: 2025-06-27 17:41:50.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#102356
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#102367 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#102394
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#102376}
        #id: 35905
        #name: "IEEE 1149.7:2009"
        #slug: "ieee-1149-7-2009-ieee00003936-241876"
        #description: """
          New IEEE Standard - Inactive-Reserved.<br />\n
          This specification describes circuitry that may be added to an integrated circuit to provide access to on-chip Test Access Ports (TAPs) specified by IEEE Std 1149.1TM-2001. The circuitry uses IEEE 1149.1-2001 as its foundation, providing complete backward compatibility, while aggressively adding features to support test and applications debug. It defines six classes of 1149.7 Test Access Ports (TAP.7s), T0-T5, with each class providing incremental capability, building on that of the lower level classes. Class T0 provides the behavior specified by 1149.1 from startup when there are multiple on-chip TAPs. Class T1 adds common debug functions and features to minimize power consumption. Class T2 adds operating modes that maximize scan performance. It also provides an optional hot-connection capability to prevent system corruption when a connection is made to a powered system. Class T3 supports operation in either a fourwire Series or Star Scan Topology. Class T4 provides for communication with either a two-pin or four-pin interface. The two-pin operation serializes 1149.1 transactions and provides for higher Test Clock rates. Class T5 adds the ability to perform data transfers concurrent with scan, supports utilization of functions other than scan, and provides control of TAP.7 pins to custom debug technologies in a manner that ensures current and future interoperability.<br />\n
          \t\t\t\t<br />\n
          The standard will define a link between IEEE 1149.1 interfaces in Debug and Test Systems (DTS) and IEEE 1149.1 (JTAG) interfaces in Target Systems (TS). The link defined by this standard introduces an additional layer between these legacy interfaces. This layer may be viewed as an adapter that provides new functionality and features while preserving all elements of the original IEEE 1149.1 (JTAG) interfaces. The standard will define the link behavior (including timing characteristics of signals), protocols, and functionality of the adapters deployed within the DTS and TS. The standard will not modify or create inconsistencies with IEEE 1149.1 (JTAG). The standard will define a superset of the IEEE 1149.1 specification and achieve compliance with IEEE Std 1149.1TM-2001.<br />\n
          The purpose of the standard is to define a debug and test interface that meets an expanding set of challenges facing Debug and Test Systems (many of which have emerged since the inception of the original IEEE Std 1149.1) while preserving the hardware and software investments of the many industries currently using IEEE Std 1149.1-2001.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Reduced-Pin and Enhanced-Functionality Test Access Port and Boundary-Scan Architecture"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#102365 …}
    #channels: Doctrine\ORM\PersistentCollection {#102359 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7518 …}
    #reviews: Doctrine\ORM\PersistentCollection {#102363 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#102361 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#102374 …}
    -apiLastModifiedAt: DateTime @1754517600 {#102343
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1698706800 {#102382
      date: 2023-10-31 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1265756400 {#102381
      date: 2010-02-10 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1616626800 {#102375
      date: 2021-03-25 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1149.7"
    -bookCollection: ""
    -pageCount: 985
    -documents: Doctrine\ORM\PersistentCollection {#102372 …}
    -favorites: Doctrine\ORM\PersistentCollection {#102370 …}
  }
  +label: "Most Recent"
  +icon: "check-xs"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductState App\Twig\Components\ProductState 142.0 MiB 0.21 ms
Input props 
[
  "product" => App\Entity\Product\Product {#7519
    #id: 12444
    #code: "IEEE00007703"
    #attributes: Doctrine\ORM\PersistentCollection {#8208 …}
    #variants: Doctrine\ORM\PersistentCollection {#8290 …}
    #options: Doctrine\ORM\PersistentCollection {#8629 …}
    #associations: Doctrine\ORM\PersistentCollection {#8586 …}
    #createdAt: DateTime @1751040435 {#7536
      date: 2025-06-27 18:07:15.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1753970953 {#7535
      date: 2025-07-31 16:09:13.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#8628 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#8613
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7519}
        #id: 44785
        #name: "IEEE 1149.7:2022"
        #slug: "ieee-1149-7-2022-ieee00007703-244098"
        #description: """
          Revision Standard - Active.<br />\n
          Circuitry that may be added to an integrated circuit to provide access to on-chip Test Access Ports (TAPs) specified by IEEE Std 1149.1 is described in this standard. The circuitry<br />\n
          uses IEEE Std 1149.1 as its foundation, providing complete backward compatibility, while aggressively adding features to support test and applications debug. It defines six classes of IEEE 1149.7 Test Access Ports (TAP.7s), T0 to T5, with each class providing incremental capability, building on that of the lower level classes. Class T0 provides the behavior specified by 1149.1 from startup when there are multiple on-chip TAPs. Class T1 adds common debug functions and features to minimize power consumption. Class T2 adds operating modes that maximize scan performance. It also provides an optional hot-connection capability to prevent system corruption when a connection is made to a powered system. Class T3 supports operation in either a four-wire Series or Star Scan Topology. Class T4 provides for communication with either a two-pin or four-pin interface. The two-pin operation serializes IEEE 1149.1 transactions and provides for higher Test Clock rates. Class T5 adds the ability to perform data transfers concurrently with scan, supports utilization of functions other than scan, and provides control of TAP.7 pins to custom debug technologies in a manner that ensures current and future interoperability.<br />\n
          \t\t\t\t<br />\n
          The standard will define a link between IEEE 1149.1 interfaces in Debug and Test Systems (DTS) and IEEE 1149.1 (JTAG) interfaces in Target Systems (TS). The link defined by this standard introduces an additional layer between these legacy interfaces. This layer may be viewed as an adapter that provides new functionality and features while preserving all elements of the original IEEE 1149.1 (JTAG) interfaces. The standard will define the link behavior (including timing characteristics of signals), protocols, and functionality of the adapters deployed within the DTS and TS. The standard will not modify or create inconsistencies with IEEE 1149.1 (JTAG). The standard will define a superset of the IEEE 1149.1 specification and achieve compliance with IEEE Std 1149.1.<br />\n
          The purpose of the standard is to define a debug and test interface that meets an expanding set of challenges facing Debug and Test Systems (many of which have emerged since the inception of the original IEEE Std 1149.1) while preserving the hardware and software investments of the many industries currently using IEEE Std 1149.1.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Reduced-Pin and Enhanced-Functionality Test Access Port and Boundary-Scan Architecture"
        -notes: "Active"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7944 …}
    #channels: Doctrine\ORM\PersistentCollection {#8105 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7518 …}
    #reviews: Doctrine\ORM\PersistentCollection {#8067 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#8119 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7747 …}
    -apiLastModifiedAt: DateTime @1743289200 {#7530
      date: 2025-03-30 00:00:00.0 Europe/Paris (+01:00)
    }
    -lastUpdatedAt: DateTime @1725832800 {#7496
      date: 2024-09-09 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1665698400 {#7531
      date: 2022-10-14 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1665698400 {#7521
      date: 2022-10-14 00:00:00.0 Europe/Paris (+02:00)
    }
    -edition: null
    -coreDocument: "1149.7"
    -bookCollection: ""
    -pageCount: 1048
    -documents: Doctrine\ORM\PersistentCollection {#7787 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7929 …}
  }
  "showFullLabel" => "true"
]
Attributes 
[
  "showFullLabel" => "true"
]
Component 
App\Twig\Components\ProductState {#109091
  +product: App\Entity\Product\Product {#7519
    #id: 12444
    #code: "IEEE00007703"
    #attributes: Doctrine\ORM\PersistentCollection {#8208 …}
    #variants: Doctrine\ORM\PersistentCollection {#8290 …}
    #options: Doctrine\ORM\PersistentCollection {#8629 …}
    #associations: Doctrine\ORM\PersistentCollection {#8586 …}
    #createdAt: DateTime @1751040435 {#7536
      date: 2025-06-27 18:07:15.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1753970953 {#7535
      date: 2025-07-31 16:09:13.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#8628 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#8613
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7519}
        #id: 44785
        #name: "IEEE 1149.7:2022"
        #slug: "ieee-1149-7-2022-ieee00007703-244098"
        #description: """
          Revision Standard - Active.<br />\n
          Circuitry that may be added to an integrated circuit to provide access to on-chip Test Access Ports (TAPs) specified by IEEE Std 1149.1 is described in this standard. The circuitry<br />\n
          uses IEEE Std 1149.1 as its foundation, providing complete backward compatibility, while aggressively adding features to support test and applications debug. It defines six classes of IEEE 1149.7 Test Access Ports (TAP.7s), T0 to T5, with each class providing incremental capability, building on that of the lower level classes. Class T0 provides the behavior specified by 1149.1 from startup when there are multiple on-chip TAPs. Class T1 adds common debug functions and features to minimize power consumption. Class T2 adds operating modes that maximize scan performance. It also provides an optional hot-connection capability to prevent system corruption when a connection is made to a powered system. Class T3 supports operation in either a four-wire Series or Star Scan Topology. Class T4 provides for communication with either a two-pin or four-pin interface. The two-pin operation serializes IEEE 1149.1 transactions and provides for higher Test Clock rates. Class T5 adds the ability to perform data transfers concurrently with scan, supports utilization of functions other than scan, and provides control of TAP.7 pins to custom debug technologies in a manner that ensures current and future interoperability.<br />\n
          \t\t\t\t<br />\n
          The standard will define a link between IEEE 1149.1 interfaces in Debug and Test Systems (DTS) and IEEE 1149.1 (JTAG) interfaces in Target Systems (TS). The link defined by this standard introduces an additional layer between these legacy interfaces. This layer may be viewed as an adapter that provides new functionality and features while preserving all elements of the original IEEE 1149.1 (JTAG) interfaces. The standard will define the link behavior (including timing characteristics of signals), protocols, and functionality of the adapters deployed within the DTS and TS. The standard will not modify or create inconsistencies with IEEE 1149.1 (JTAG). The standard will define a superset of the IEEE 1149.1 specification and achieve compliance with IEEE Std 1149.1.<br />\n
          The purpose of the standard is to define a debug and test interface that meets an expanding set of challenges facing Debug and Test Systems (many of which have emerged since the inception of the original IEEE Std 1149.1) while preserving the hardware and software investments of the many industries currently using IEEE Std 1149.1.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Reduced-Pin and Enhanced-Functionality Test Access Port and Boundary-Scan Architecture"
        -notes: "Active"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7944 …}
    #channels: Doctrine\ORM\PersistentCollection {#8105 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7518 …}
    #reviews: Doctrine\ORM\PersistentCollection {#8067 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#8119 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7747 …}
    -apiLastModifiedAt: DateTime @1743289200 {#7530
      date: 2025-03-30 00:00:00.0 Europe/Paris (+01:00)
    }
    -lastUpdatedAt: DateTime @1725832800 {#7496
      date: 2024-09-09 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1665698400 {#7531
      date: 2022-10-14 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1665698400 {#7521
      date: 2022-10-14 00:00:00.0 Europe/Paris (+02:00)
    }
    -edition: null
    -coreDocument: "1149.7"
    -bookCollection: ""
    -pageCount: 1048
    -documents: Doctrine\ORM\PersistentCollection {#7787 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7929 …}
  }
  +appearance: "state-active"
  +labels: [
    "Active"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductMostRecent App\Twig\Components\ProductMostRecent 142.0 MiB 0.77 ms
Input props 
[
  "product" => App\Entity\Product\Product {#7519
    #id: 12444
    #code: "IEEE00007703"
    #attributes: Doctrine\ORM\PersistentCollection {#8208 …}
    #variants: Doctrine\ORM\PersistentCollection {#8290 …}
    #options: Doctrine\ORM\PersistentCollection {#8629 …}
    #associations: Doctrine\ORM\PersistentCollection {#8586 …}
    #createdAt: DateTime @1751040435 {#7536
      date: 2025-06-27 18:07:15.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1753970953 {#7535
      date: 2025-07-31 16:09:13.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#8628 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#8613
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7519}
        #id: 44785
        #name: "IEEE 1149.7:2022"
        #slug: "ieee-1149-7-2022-ieee00007703-244098"
        #description: """
          Revision Standard - Active.<br />\n
          Circuitry that may be added to an integrated circuit to provide access to on-chip Test Access Ports (TAPs) specified by IEEE Std 1149.1 is described in this standard. The circuitry<br />\n
          uses IEEE Std 1149.1 as its foundation, providing complete backward compatibility, while aggressively adding features to support test and applications debug. It defines six classes of IEEE 1149.7 Test Access Ports (TAP.7s), T0 to T5, with each class providing incremental capability, building on that of the lower level classes. Class T0 provides the behavior specified by 1149.1 from startup when there are multiple on-chip TAPs. Class T1 adds common debug functions and features to minimize power consumption. Class T2 adds operating modes that maximize scan performance. It also provides an optional hot-connection capability to prevent system corruption when a connection is made to a powered system. Class T3 supports operation in either a four-wire Series or Star Scan Topology. Class T4 provides for communication with either a two-pin or four-pin interface. The two-pin operation serializes IEEE 1149.1 transactions and provides for higher Test Clock rates. Class T5 adds the ability to perform data transfers concurrently with scan, supports utilization of functions other than scan, and provides control of TAP.7 pins to custom debug technologies in a manner that ensures current and future interoperability.<br />\n
          \t\t\t\t<br />\n
          The standard will define a link between IEEE 1149.1 interfaces in Debug and Test Systems (DTS) and IEEE 1149.1 (JTAG) interfaces in Target Systems (TS). The link defined by this standard introduces an additional layer between these legacy interfaces. This layer may be viewed as an adapter that provides new functionality and features while preserving all elements of the original IEEE 1149.1 (JTAG) interfaces. The standard will define the link behavior (including timing characteristics of signals), protocols, and functionality of the adapters deployed within the DTS and TS. The standard will not modify or create inconsistencies with IEEE 1149.1 (JTAG). The standard will define a superset of the IEEE 1149.1 specification and achieve compliance with IEEE Std 1149.1.<br />\n
          The purpose of the standard is to define a debug and test interface that meets an expanding set of challenges facing Debug and Test Systems (many of which have emerged since the inception of the original IEEE Std 1149.1) while preserving the hardware and software investments of the many industries currently using IEEE Std 1149.1.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Reduced-Pin and Enhanced-Functionality Test Access Port and Boundary-Scan Architecture"
        -notes: "Active"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7944 …}
    #channels: Doctrine\ORM\PersistentCollection {#8105 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7518 …}
    #reviews: Doctrine\ORM\PersistentCollection {#8067 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#8119 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7747 …}
    -apiLastModifiedAt: DateTime @1743289200 {#7530
      date: 2025-03-30 00:00:00.0 Europe/Paris (+01:00)
    }
    -lastUpdatedAt: DateTime @1725832800 {#7496
      date: 2024-09-09 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1665698400 {#7531
      date: 2022-10-14 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1665698400 {#7521
      date: 2022-10-14 00:00:00.0 Europe/Paris (+02:00)
    }
    -edition: null
    -coreDocument: "1149.7"
    -bookCollection: ""
    -pageCount: 1048
    -documents: Doctrine\ORM\PersistentCollection {#7787 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7929 …}
  }
]
Attributes 
[]
Component 
App\Twig\Components\ProductMostRecent {#109133
  +product: App\Entity\Product\Product {#7519
    #id: 12444
    #code: "IEEE00007703"
    #attributes: Doctrine\ORM\PersistentCollection {#8208 …}
    #variants: Doctrine\ORM\PersistentCollection {#8290 …}
    #options: Doctrine\ORM\PersistentCollection {#8629 …}
    #associations: Doctrine\ORM\PersistentCollection {#8586 …}
    #createdAt: DateTime @1751040435 {#7536
      date: 2025-06-27 18:07:15.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1753970953 {#7535
      date: 2025-07-31 16:09:13.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#8628 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#8613
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7519}
        #id: 44785
        #name: "IEEE 1149.7:2022"
        #slug: "ieee-1149-7-2022-ieee00007703-244098"
        #description: """
          Revision Standard - Active.<br />\n
          Circuitry that may be added to an integrated circuit to provide access to on-chip Test Access Ports (TAPs) specified by IEEE Std 1149.1 is described in this standard. The circuitry<br />\n
          uses IEEE Std 1149.1 as its foundation, providing complete backward compatibility, while aggressively adding features to support test and applications debug. It defines six classes of IEEE 1149.7 Test Access Ports (TAP.7s), T0 to T5, with each class providing incremental capability, building on that of the lower level classes. Class T0 provides the behavior specified by 1149.1 from startup when there are multiple on-chip TAPs. Class T1 adds common debug functions and features to minimize power consumption. Class T2 adds operating modes that maximize scan performance. It also provides an optional hot-connection capability to prevent system corruption when a connection is made to a powered system. Class T3 supports operation in either a four-wire Series or Star Scan Topology. Class T4 provides for communication with either a two-pin or four-pin interface. The two-pin operation serializes IEEE 1149.1 transactions and provides for higher Test Clock rates. Class T5 adds the ability to perform data transfers concurrently with scan, supports utilization of functions other than scan, and provides control of TAP.7 pins to custom debug technologies in a manner that ensures current and future interoperability.<br />\n
          \t\t\t\t<br />\n
          The standard will define a link between IEEE 1149.1 interfaces in Debug and Test Systems (DTS) and IEEE 1149.1 (JTAG) interfaces in Target Systems (TS). The link defined by this standard introduces an additional layer between these legacy interfaces. This layer may be viewed as an adapter that provides new functionality and features while preserving all elements of the original IEEE 1149.1 (JTAG) interfaces. The standard will define the link behavior (including timing characteristics of signals), protocols, and functionality of the adapters deployed within the DTS and TS. The standard will not modify or create inconsistencies with IEEE 1149.1 (JTAG). The standard will define a superset of the IEEE 1149.1 specification and achieve compliance with IEEE Std 1149.1.<br />\n
          The purpose of the standard is to define a debug and test interface that meets an expanding set of challenges facing Debug and Test Systems (many of which have emerged since the inception of the original IEEE Std 1149.1) while preserving the hardware and software investments of the many industries currently using IEEE Std 1149.1.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Reduced-Pin and Enhanced-Functionality Test Access Port and Boundary-Scan Architecture"
        -notes: "Active"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7944 …}
    #channels: Doctrine\ORM\PersistentCollection {#8105 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7518 …}
    #reviews: Doctrine\ORM\PersistentCollection {#8067 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#8119 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7747 …}
    -apiLastModifiedAt: DateTime @1743289200 {#7530
      date: 2025-03-30 00:00:00.0 Europe/Paris (+01:00)
    }
    -lastUpdatedAt: DateTime @1725832800 {#7496
      date: 2024-09-09 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1665698400 {#7531
      date: 2022-10-14 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1665698400 {#7521
      date: 2022-10-14 00:00:00.0 Europe/Paris (+02:00)
    }
    -edition: null
    -coreDocument: "1149.7"
    -bookCollection: ""
    -pageCount: 1048
    -documents: Doctrine\ORM\PersistentCollection {#7787 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7929 …}
  }
  +label: "Most Recent"
  +icon: "check-xs"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductState App\Twig\Components\ProductState 142.0 MiB 0.18 ms
Input props 
[
  "product" => App\Entity\Product\Product {#102376
    #id: 10224
    #code: "IEEE00003936"
    #attributes: Doctrine\ORM\PersistentCollection {#102357 …}
    #variants: Doctrine\ORM\PersistentCollection {#102354 …}
    #options: Doctrine\ORM\PersistentCollection {#102350 …}
    #associations: Doctrine\ORM\PersistentCollection {#102352 …}
    #createdAt: DateTime @1751038910 {#102383
      date: 2025-06-27 17:41:50.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#102356
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#102367 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#102394
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#102376}
        #id: 35905
        #name: "IEEE 1149.7:2009"
        #slug: "ieee-1149-7-2009-ieee00003936-241876"
        #description: """
          New IEEE Standard - Inactive-Reserved.<br />\n
          This specification describes circuitry that may be added to an integrated circuit to provide access to on-chip Test Access Ports (TAPs) specified by IEEE Std 1149.1TM-2001. The circuitry uses IEEE 1149.1-2001 as its foundation, providing complete backward compatibility, while aggressively adding features to support test and applications debug. It defines six classes of 1149.7 Test Access Ports (TAP.7s), T0-T5, with each class providing incremental capability, building on that of the lower level classes. Class T0 provides the behavior specified by 1149.1 from startup when there are multiple on-chip TAPs. Class T1 adds common debug functions and features to minimize power consumption. Class T2 adds operating modes that maximize scan performance. It also provides an optional hot-connection capability to prevent system corruption when a connection is made to a powered system. Class T3 supports operation in either a fourwire Series or Star Scan Topology. Class T4 provides for communication with either a two-pin or four-pin interface. The two-pin operation serializes 1149.1 transactions and provides for higher Test Clock rates. Class T5 adds the ability to perform data transfers concurrent with scan, supports utilization of functions other than scan, and provides control of TAP.7 pins to custom debug technologies in a manner that ensures current and future interoperability.<br />\n
          \t\t\t\t<br />\n
          The standard will define a link between IEEE 1149.1 interfaces in Debug and Test Systems (DTS) and IEEE 1149.1 (JTAG) interfaces in Target Systems (TS). The link defined by this standard introduces an additional layer between these legacy interfaces. This layer may be viewed as an adapter that provides new functionality and features while preserving all elements of the original IEEE 1149.1 (JTAG) interfaces. The standard will define the link behavior (including timing characteristics of signals), protocols, and functionality of the adapters deployed within the DTS and TS. The standard will not modify or create inconsistencies with IEEE 1149.1 (JTAG). The standard will define a superset of the IEEE 1149.1 specification and achieve compliance with IEEE Std 1149.1TM-2001.<br />\n
          The purpose of the standard is to define a debug and test interface that meets an expanding set of challenges facing Debug and Test Systems (many of which have emerged since the inception of the original IEEE Std 1149.1) while preserving the hardware and software investments of the many industries currently using IEEE Std 1149.1-2001.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Reduced-Pin and Enhanced-Functionality Test Access Port and Boundary-Scan Architecture"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#102365 …}
    #channels: Doctrine\ORM\PersistentCollection {#102359 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7518 …}
    #reviews: Doctrine\ORM\PersistentCollection {#102363 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#102361 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#102374 …}
    -apiLastModifiedAt: DateTime @1754517600 {#102343
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1698706800 {#102382
      date: 2023-10-31 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1265756400 {#102381
      date: 2010-02-10 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1616626800 {#102375
      date: 2021-03-25 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1149.7"
    -bookCollection: ""
    -pageCount: 985
    -documents: Doctrine\ORM\PersistentCollection {#102372 …}
    -favorites: Doctrine\ORM\PersistentCollection {#102370 …}
  }
  "showFullLabel" => "true"
]
Attributes 
[
  "showFullLabel" => "true"
]
Component 
App\Twig\Components\ProductState {#109198
  +product: App\Entity\Product\Product {#102376
    #id: 10224
    #code: "IEEE00003936"
    #attributes: Doctrine\ORM\PersistentCollection {#102357 …}
    #variants: Doctrine\ORM\PersistentCollection {#102354 …}
    #options: Doctrine\ORM\PersistentCollection {#102350 …}
    #associations: Doctrine\ORM\PersistentCollection {#102352 …}
    #createdAt: DateTime @1751038910 {#102383
      date: 2025-06-27 17:41:50.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#102356
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#102367 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#102394
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#102376}
        #id: 35905
        #name: "IEEE 1149.7:2009"
        #slug: "ieee-1149-7-2009-ieee00003936-241876"
        #description: """
          New IEEE Standard - Inactive-Reserved.<br />\n
          This specification describes circuitry that may be added to an integrated circuit to provide access to on-chip Test Access Ports (TAPs) specified by IEEE Std 1149.1TM-2001. The circuitry uses IEEE 1149.1-2001 as its foundation, providing complete backward compatibility, while aggressively adding features to support test and applications debug. It defines six classes of 1149.7 Test Access Ports (TAP.7s), T0-T5, with each class providing incremental capability, building on that of the lower level classes. Class T0 provides the behavior specified by 1149.1 from startup when there are multiple on-chip TAPs. Class T1 adds common debug functions and features to minimize power consumption. Class T2 adds operating modes that maximize scan performance. It also provides an optional hot-connection capability to prevent system corruption when a connection is made to a powered system. Class T3 supports operation in either a fourwire Series or Star Scan Topology. Class T4 provides for communication with either a two-pin or four-pin interface. The two-pin operation serializes 1149.1 transactions and provides for higher Test Clock rates. Class T5 adds the ability to perform data transfers concurrent with scan, supports utilization of functions other than scan, and provides control of TAP.7 pins to custom debug technologies in a manner that ensures current and future interoperability.<br />\n
          \t\t\t\t<br />\n
          The standard will define a link between IEEE 1149.1 interfaces in Debug and Test Systems (DTS) and IEEE 1149.1 (JTAG) interfaces in Target Systems (TS). The link defined by this standard introduces an additional layer between these legacy interfaces. This layer may be viewed as an adapter that provides new functionality and features while preserving all elements of the original IEEE 1149.1 (JTAG) interfaces. The standard will define the link behavior (including timing characteristics of signals), protocols, and functionality of the adapters deployed within the DTS and TS. The standard will not modify or create inconsistencies with IEEE 1149.1 (JTAG). The standard will define a superset of the IEEE 1149.1 specification and achieve compliance with IEEE Std 1149.1TM-2001.<br />\n
          The purpose of the standard is to define a debug and test interface that meets an expanding set of challenges facing Debug and Test Systems (many of which have emerged since the inception of the original IEEE Std 1149.1) while preserving the hardware and software investments of the many industries currently using IEEE Std 1149.1-2001.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Reduced-Pin and Enhanced-Functionality Test Access Port and Boundary-Scan Architecture"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#102365 …}
    #channels: Doctrine\ORM\PersistentCollection {#102359 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7518 …}
    #reviews: Doctrine\ORM\PersistentCollection {#102363 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#102361 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#102374 …}
    -apiLastModifiedAt: DateTime @1754517600 {#102343
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1698706800 {#102382
      date: 2023-10-31 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1265756400 {#102381
      date: 2010-02-10 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1616626800 {#102375
      date: 2021-03-25 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1149.7"
    -bookCollection: ""
    -pageCount: 985
    -documents: Doctrine\ORM\PersistentCollection {#102372 …}
    -favorites: Doctrine\ORM\PersistentCollection {#102370 …}
  }
  +appearance: "state-withdrawn"
  +labels: [
    "Withdrawn"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductMostRecent App\Twig\Components\ProductMostRecent 142.0 MiB 0.64 ms
Input props 
[
  "product" => App\Entity\Product\Product {#102376
    #id: 10224
    #code: "IEEE00003936"
    #attributes: Doctrine\ORM\PersistentCollection {#102357 …}
    #variants: Doctrine\ORM\PersistentCollection {#102354 …}
    #options: Doctrine\ORM\PersistentCollection {#102350 …}
    #associations: Doctrine\ORM\PersistentCollection {#102352 …}
    #createdAt: DateTime @1751038910 {#102383
      date: 2025-06-27 17:41:50.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#102356
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#102367 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#102394
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#102376}
        #id: 35905
        #name: "IEEE 1149.7:2009"
        #slug: "ieee-1149-7-2009-ieee00003936-241876"
        #description: """
          New IEEE Standard - Inactive-Reserved.<br />\n
          This specification describes circuitry that may be added to an integrated circuit to provide access to on-chip Test Access Ports (TAPs) specified by IEEE Std 1149.1TM-2001. The circuitry uses IEEE 1149.1-2001 as its foundation, providing complete backward compatibility, while aggressively adding features to support test and applications debug. It defines six classes of 1149.7 Test Access Ports (TAP.7s), T0-T5, with each class providing incremental capability, building on that of the lower level classes. Class T0 provides the behavior specified by 1149.1 from startup when there are multiple on-chip TAPs. Class T1 adds common debug functions and features to minimize power consumption. Class T2 adds operating modes that maximize scan performance. It also provides an optional hot-connection capability to prevent system corruption when a connection is made to a powered system. Class T3 supports operation in either a fourwire Series or Star Scan Topology. Class T4 provides for communication with either a two-pin or four-pin interface. The two-pin operation serializes 1149.1 transactions and provides for higher Test Clock rates. Class T5 adds the ability to perform data transfers concurrent with scan, supports utilization of functions other than scan, and provides control of TAP.7 pins to custom debug technologies in a manner that ensures current and future interoperability.<br />\n
          \t\t\t\t<br />\n
          The standard will define a link between IEEE 1149.1 interfaces in Debug and Test Systems (DTS) and IEEE 1149.1 (JTAG) interfaces in Target Systems (TS). The link defined by this standard introduces an additional layer between these legacy interfaces. This layer may be viewed as an adapter that provides new functionality and features while preserving all elements of the original IEEE 1149.1 (JTAG) interfaces. The standard will define the link behavior (including timing characteristics of signals), protocols, and functionality of the adapters deployed within the DTS and TS. The standard will not modify or create inconsistencies with IEEE 1149.1 (JTAG). The standard will define a superset of the IEEE 1149.1 specification and achieve compliance with IEEE Std 1149.1TM-2001.<br />\n
          The purpose of the standard is to define a debug and test interface that meets an expanding set of challenges facing Debug and Test Systems (many of which have emerged since the inception of the original IEEE Std 1149.1) while preserving the hardware and software investments of the many industries currently using IEEE Std 1149.1-2001.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Reduced-Pin and Enhanced-Functionality Test Access Port and Boundary-Scan Architecture"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#102365 …}
    #channels: Doctrine\ORM\PersistentCollection {#102359 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7518 …}
    #reviews: Doctrine\ORM\PersistentCollection {#102363 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#102361 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#102374 …}
    -apiLastModifiedAt: DateTime @1754517600 {#102343
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1698706800 {#102382
      date: 2023-10-31 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1265756400 {#102381
      date: 2010-02-10 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1616626800 {#102375
      date: 2021-03-25 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1149.7"
    -bookCollection: ""
    -pageCount: 985
    -documents: Doctrine\ORM\PersistentCollection {#102372 …}
    -favorites: Doctrine\ORM\PersistentCollection {#102370 …}
  }
]
Attributes 
[]
Component 
App\Twig\Components\ProductMostRecent {#109225
  +product: App\Entity\Product\Product {#102376
    #id: 10224
    #code: "IEEE00003936"
    #attributes: Doctrine\ORM\PersistentCollection {#102357 …}
    #variants: Doctrine\ORM\PersistentCollection {#102354 …}
    #options: Doctrine\ORM\PersistentCollection {#102350 …}
    #associations: Doctrine\ORM\PersistentCollection {#102352 …}
    #createdAt: DateTime @1751038910 {#102383
      date: 2025-06-27 17:41:50.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#102356
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#102367 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#102394
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#102376}
        #id: 35905
        #name: "IEEE 1149.7:2009"
        #slug: "ieee-1149-7-2009-ieee00003936-241876"
        #description: """
          New IEEE Standard - Inactive-Reserved.<br />\n
          This specification describes circuitry that may be added to an integrated circuit to provide access to on-chip Test Access Ports (TAPs) specified by IEEE Std 1149.1TM-2001. The circuitry uses IEEE 1149.1-2001 as its foundation, providing complete backward compatibility, while aggressively adding features to support test and applications debug. It defines six classes of 1149.7 Test Access Ports (TAP.7s), T0-T5, with each class providing incremental capability, building on that of the lower level classes. Class T0 provides the behavior specified by 1149.1 from startup when there are multiple on-chip TAPs. Class T1 adds common debug functions and features to minimize power consumption. Class T2 adds operating modes that maximize scan performance. It also provides an optional hot-connection capability to prevent system corruption when a connection is made to a powered system. Class T3 supports operation in either a fourwire Series or Star Scan Topology. Class T4 provides for communication with either a two-pin or four-pin interface. The two-pin operation serializes 1149.1 transactions and provides for higher Test Clock rates. Class T5 adds the ability to perform data transfers concurrent with scan, supports utilization of functions other than scan, and provides control of TAP.7 pins to custom debug technologies in a manner that ensures current and future interoperability.<br />\n
          \t\t\t\t<br />\n
          The standard will define a link between IEEE 1149.1 interfaces in Debug and Test Systems (DTS) and IEEE 1149.1 (JTAG) interfaces in Target Systems (TS). The link defined by this standard introduces an additional layer between these legacy interfaces. This layer may be viewed as an adapter that provides new functionality and features while preserving all elements of the original IEEE 1149.1 (JTAG) interfaces. The standard will define the link behavior (including timing characteristics of signals), protocols, and functionality of the adapters deployed within the DTS and TS. The standard will not modify or create inconsistencies with IEEE 1149.1 (JTAG). The standard will define a superset of the IEEE 1149.1 specification and achieve compliance with IEEE Std 1149.1TM-2001.<br />\n
          The purpose of the standard is to define a debug and test interface that meets an expanding set of challenges facing Debug and Test Systems (many of which have emerged since the inception of the original IEEE Std 1149.1) while preserving the hardware and software investments of the many industries currently using IEEE Std 1149.1-2001.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Reduced-Pin and Enhanced-Functionality Test Access Port and Boundary-Scan Architecture"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#102365 …}
    #channels: Doctrine\ORM\PersistentCollection {#102359 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7518 …}
    #reviews: Doctrine\ORM\PersistentCollection {#102363 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#102361 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#102374 …}
    -apiLastModifiedAt: DateTime @1754517600 {#102343
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1698706800 {#102382
      date: 2023-10-31 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1265756400 {#102381
      date: 2010-02-10 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1616626800 {#102375
      date: 2021-03-25 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1149.7"
    -bookCollection: ""
    -pageCount: 985
    -documents: Doctrine\ORM\PersistentCollection {#102372 …}
    -favorites: Doctrine\ORM\PersistentCollection {#102370 …}
  }
  +label: "Most Recent"
  +icon: "check-xs"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductCard App\Twig\Components\ProductCard 142.0 MiB 11.49 ms
Input props 
[
  "product" => App\Entity\Product\Product {#130575
    #id: 10496
    #code: "IEEE00004484"
    #attributes: Doctrine\ORM\PersistentCollection {#130558 …}
    #variants: Doctrine\ORM\PersistentCollection {#130556 …}
    #options: Doctrine\ORM\PersistentCollection {#130551 …}
    #associations: Doctrine\ORM\PersistentCollection {#130553 …}
    #createdAt: DateTime @1751039097 {#130548
      date: 2025-06-27 17:44:57.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#130583
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#130569 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#130671
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#130575}
        #id: 36993
        #name: "IEEE 1149.1:2013"
        #slug: "ieee-1149-1-2013-ieee00004484-242148"
        #description: """
          Revision Standard - Inactive-Reserved.<br />\n
          Circuitry that may be built into an integrated circuit to assist in the test, maintenance and support of assembled printed circuit boards and the test of internal circuits is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards. Also, a language is defined that allows rigorous structural description of the component-specific aspects of such testability features, and a second language is defined that allows rigorous procedural description of how the testability features may be used.<br />\n
          \t\t\t\t<br />\n
          This standard defines test logic that can be included in an integrated circuit to provide standardized approaches to: Testing the interconnections between integrated circuits once they have been assembled onto a printed circuit board or other substrate - Testing the integrated circuit itself - Observing or modifying circuit activity during the component's normal operation The test logic consists of a boundary-scan register and other building blocks and is accessed through a test access port (TAP).<br />\n
          This subclause provides a general overview of the operation of a component compatible with this standard and provides a background to the detailed discussion in later clauses. The circuitry defined by this standard allows test instructions (which take control of the component outputs and observe the component inputs) and associated test data to be fed into a component and, subsequently, allows the results of execution of such instructions to be read out. All information (instructions, test data, and test results) is communicated in a serial format
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Test Access Port and Boundary-Scan Architecture"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#130567 …}
    #channels: Doctrine\ORM\PersistentCollection {#130560 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7518 …}
    #reviews: Doctrine\ORM\PersistentCollection {#130564 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#130562 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#130577 …}
    -apiLastModifiedAt: DateTime @1754517600 {#130534
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1712700000 {#130582
      date: 2024-04-10 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1368396000 {#130541
      date: 2013-05-13 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1710975600 {#130554
      date: 2024-03-21 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 444
    -documents: Doctrine\ORM\PersistentCollection {#130573 …}
    -favorites: Doctrine\ORM\PersistentCollection {#130571 …}
  }
  "layout" => "vertical"
  "showPrice" => true
  "showStatusBadges" => true
  "additionalClasses" => "product__teaser--with-grey-border"
  "hasStretchedLink" => true
  "hoverType" => "shadow"
  "linkLabel" => "See more"
]
Attributes 
[]
Component 
App\Twig\Components\ProductCard {#130631
  +product: App\Entity\Product\Product {#130575
    #id: 10496
    #code: "IEEE00004484"
    #attributes: Doctrine\ORM\PersistentCollection {#130558 …}
    #variants: Doctrine\ORM\PersistentCollection {#130556 …}
    #options: Doctrine\ORM\PersistentCollection {#130551 …}
    #associations: Doctrine\ORM\PersistentCollection {#130553 …}
    #createdAt: DateTime @1751039097 {#130548
      date: 2025-06-27 17:44:57.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#130583
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#130569 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#130671
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#130575}
        #id: 36993
        #name: "IEEE 1149.1:2013"
        #slug: "ieee-1149-1-2013-ieee00004484-242148"
        #description: """
          Revision Standard - Inactive-Reserved.<br />\n
          Circuitry that may be built into an integrated circuit to assist in the test, maintenance and support of assembled printed circuit boards and the test of internal circuits is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards. Also, a language is defined that allows rigorous structural description of the component-specific aspects of such testability features, and a second language is defined that allows rigorous procedural description of how the testability features may be used.<br />\n
          \t\t\t\t<br />\n
          This standard defines test logic that can be included in an integrated circuit to provide standardized approaches to: Testing the interconnections between integrated circuits once they have been assembled onto a printed circuit board or other substrate - Testing the integrated circuit itself - Observing or modifying circuit activity during the component's normal operation The test logic consists of a boundary-scan register and other building blocks and is accessed through a test access port (TAP).<br />\n
          This subclause provides a general overview of the operation of a component compatible with this standard and provides a background to the detailed discussion in later clauses. The circuitry defined by this standard allows test instructions (which take control of the component outputs and observe the component inputs) and associated test data to be fed into a component and, subsequently, allows the results of execution of such instructions to be read out. All information (instructions, test data, and test results) is communicated in a serial format
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Test Access Port and Boundary-Scan Architecture"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#130567 …}
    #channels: Doctrine\ORM\PersistentCollection {#130560 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7518 …}
    #reviews: Doctrine\ORM\PersistentCollection {#130564 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#130562 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#130577 …}
    -apiLastModifiedAt: DateTime @1754517600 {#130534
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1712700000 {#130582
      date: 2024-04-10 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1368396000 {#130541
      date: 2013-05-13 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1710975600 {#130554
      date: 2024-03-21 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 444
    -documents: Doctrine\ORM\PersistentCollection {#130573 …}
    -favorites: Doctrine\ORM\PersistentCollection {#130571 …}
  }
  +layout: "vertical"
  +showPrice: true
  +showStatusBadges: true
  +additionalClasses: "product__teaser--with-grey-border"
  +linkLabel: "See more"
  +imageFilter: "product_thumbnail_teaser"
  +hasStretchedLink: true
  +backgroundColor: "white"
  +hoverType: "shadow"
}
ProductState App\Twig\Components\ProductState 142.0 MiB 0.22 ms
Input props 
[
  "product" => App\Entity\Product\Product {#130575
    #id: 10496
    #code: "IEEE00004484"
    #attributes: Doctrine\ORM\PersistentCollection {#130558 …}
    #variants: Doctrine\ORM\PersistentCollection {#130556 …}
    #options: Doctrine\ORM\PersistentCollection {#130551 …}
    #associations: Doctrine\ORM\PersistentCollection {#130553 …}
    #createdAt: DateTime @1751039097 {#130548
      date: 2025-06-27 17:44:57.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#130583
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#130569 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#130671
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#130575}
        #id: 36993
        #name: "IEEE 1149.1:2013"
        #slug: "ieee-1149-1-2013-ieee00004484-242148"
        #description: """
          Revision Standard - Inactive-Reserved.<br />\n
          Circuitry that may be built into an integrated circuit to assist in the test, maintenance and support of assembled printed circuit boards and the test of internal circuits is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards. Also, a language is defined that allows rigorous structural description of the component-specific aspects of such testability features, and a second language is defined that allows rigorous procedural description of how the testability features may be used.<br />\n
          \t\t\t\t<br />\n
          This standard defines test logic that can be included in an integrated circuit to provide standardized approaches to: Testing the interconnections between integrated circuits once they have been assembled onto a printed circuit board or other substrate - Testing the integrated circuit itself - Observing or modifying circuit activity during the component's normal operation The test logic consists of a boundary-scan register and other building blocks and is accessed through a test access port (TAP).<br />\n
          This subclause provides a general overview of the operation of a component compatible with this standard and provides a background to the detailed discussion in later clauses. The circuitry defined by this standard allows test instructions (which take control of the component outputs and observe the component inputs) and associated test data to be fed into a component and, subsequently, allows the results of execution of such instructions to be read out. All information (instructions, test data, and test results) is communicated in a serial format
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Test Access Port and Boundary-Scan Architecture"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#130567 …}
    #channels: Doctrine\ORM\PersistentCollection {#130560 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7518 …}
    #reviews: Doctrine\ORM\PersistentCollection {#130564 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#130562 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#130577 …}
    -apiLastModifiedAt: DateTime @1754517600 {#130534
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1712700000 {#130582
      date: 2024-04-10 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1368396000 {#130541
      date: 2013-05-13 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1710975600 {#130554
      date: 2024-03-21 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 444
    -documents: Doctrine\ORM\PersistentCollection {#130573 …}
    -favorites: Doctrine\ORM\PersistentCollection {#130571 …}
  }
]
Attributes 
[
  "showFullLabel" => false
]
Component 
App\Twig\Components\ProductState {#130673
  +product: App\Entity\Product\Product {#130575
    #id: 10496
    #code: "IEEE00004484"
    #attributes: Doctrine\ORM\PersistentCollection {#130558 …}
    #variants: Doctrine\ORM\PersistentCollection {#130556 …}
    #options: Doctrine\ORM\PersistentCollection {#130551 …}
    #associations: Doctrine\ORM\PersistentCollection {#130553 …}
    #createdAt: DateTime @1751039097 {#130548
      date: 2025-06-27 17:44:57.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#130583
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#130569 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#130671
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#130575}
        #id: 36993
        #name: "IEEE 1149.1:2013"
        #slug: "ieee-1149-1-2013-ieee00004484-242148"
        #description: """
          Revision Standard - Inactive-Reserved.<br />\n
          Circuitry that may be built into an integrated circuit to assist in the test, maintenance and support of assembled printed circuit boards and the test of internal circuits is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards. Also, a language is defined that allows rigorous structural description of the component-specific aspects of such testability features, and a second language is defined that allows rigorous procedural description of how the testability features may be used.<br />\n
          \t\t\t\t<br />\n
          This standard defines test logic that can be included in an integrated circuit to provide standardized approaches to: Testing the interconnections between integrated circuits once they have been assembled onto a printed circuit board or other substrate - Testing the integrated circuit itself - Observing or modifying circuit activity during the component's normal operation The test logic consists of a boundary-scan register and other building blocks and is accessed through a test access port (TAP).<br />\n
          This subclause provides a general overview of the operation of a component compatible with this standard and provides a background to the detailed discussion in later clauses. The circuitry defined by this standard allows test instructions (which take control of the component outputs and observe the component inputs) and associated test data to be fed into a component and, subsequently, allows the results of execution of such instructions to be read out. All information (instructions, test data, and test results) is communicated in a serial format
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Test Access Port and Boundary-Scan Architecture"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#130567 …}
    #channels: Doctrine\ORM\PersistentCollection {#130560 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7518 …}
    #reviews: Doctrine\ORM\PersistentCollection {#130564 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#130562 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#130577 …}
    -apiLastModifiedAt: DateTime @1754517600 {#130534
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1712700000 {#130582
      date: 2024-04-10 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1368396000 {#130541
      date: 2013-05-13 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1710975600 {#130554
      date: 2024-03-21 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 444
    -documents: Doctrine\ORM\PersistentCollection {#130573 …}
    -favorites: Doctrine\ORM\PersistentCollection {#130571 …}
  }
  +appearance: "state-withdrawn"
  +labels: [
    "Withdrawn"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductMostRecent App\Twig\Components\ProductMostRecent 142.0 MiB 0.75 ms
Input props 
[
  "product" => App\Entity\Product\Product {#130575
    #id: 10496
    #code: "IEEE00004484"
    #attributes: Doctrine\ORM\PersistentCollection {#130558 …}
    #variants: Doctrine\ORM\PersistentCollection {#130556 …}
    #options: Doctrine\ORM\PersistentCollection {#130551 …}
    #associations: Doctrine\ORM\PersistentCollection {#130553 …}
    #createdAt: DateTime @1751039097 {#130548
      date: 2025-06-27 17:44:57.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#130583
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#130569 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#130671
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#130575}
        #id: 36993
        #name: "IEEE 1149.1:2013"
        #slug: "ieee-1149-1-2013-ieee00004484-242148"
        #description: """
          Revision Standard - Inactive-Reserved.<br />\n
          Circuitry that may be built into an integrated circuit to assist in the test, maintenance and support of assembled printed circuit boards and the test of internal circuits is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards. Also, a language is defined that allows rigorous structural description of the component-specific aspects of such testability features, and a second language is defined that allows rigorous procedural description of how the testability features may be used.<br />\n
          \t\t\t\t<br />\n
          This standard defines test logic that can be included in an integrated circuit to provide standardized approaches to: Testing the interconnections between integrated circuits once they have been assembled onto a printed circuit board or other substrate - Testing the integrated circuit itself - Observing or modifying circuit activity during the component's normal operation The test logic consists of a boundary-scan register and other building blocks and is accessed through a test access port (TAP).<br />\n
          This subclause provides a general overview of the operation of a component compatible with this standard and provides a background to the detailed discussion in later clauses. The circuitry defined by this standard allows test instructions (which take control of the component outputs and observe the component inputs) and associated test data to be fed into a component and, subsequently, allows the results of execution of such instructions to be read out. All information (instructions, test data, and test results) is communicated in a serial format
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Test Access Port and Boundary-Scan Architecture"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#130567 …}
    #channels: Doctrine\ORM\PersistentCollection {#130560 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7518 …}
    #reviews: Doctrine\ORM\PersistentCollection {#130564 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#130562 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#130577 …}
    -apiLastModifiedAt: DateTime @1754517600 {#130534
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1712700000 {#130582
      date: 2024-04-10 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1368396000 {#130541
      date: 2013-05-13 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1710975600 {#130554
      date: 2024-03-21 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 444
    -documents: Doctrine\ORM\PersistentCollection {#130573 …}
    -favorites: Doctrine\ORM\PersistentCollection {#130571 …}
  }
]
Attributes 
[]
Component 
App\Twig\Components\ProductMostRecent {#130750
  +product: App\Entity\Product\Product {#130575
    #id: 10496
    #code: "IEEE00004484"
    #attributes: Doctrine\ORM\PersistentCollection {#130558 …}
    #variants: Doctrine\ORM\PersistentCollection {#130556 …}
    #options: Doctrine\ORM\PersistentCollection {#130551 …}
    #associations: Doctrine\ORM\PersistentCollection {#130553 …}
    #createdAt: DateTime @1751039097 {#130548
      date: 2025-06-27 17:44:57.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#130583
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#130569 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#130671
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#130575}
        #id: 36993
        #name: "IEEE 1149.1:2013"
        #slug: "ieee-1149-1-2013-ieee00004484-242148"
        #description: """
          Revision Standard - Inactive-Reserved.<br />\n
          Circuitry that may be built into an integrated circuit to assist in the test, maintenance and support of assembled printed circuit boards and the test of internal circuits is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards. Also, a language is defined that allows rigorous structural description of the component-specific aspects of such testability features, and a second language is defined that allows rigorous procedural description of how the testability features may be used.<br />\n
          \t\t\t\t<br />\n
          This standard defines test logic that can be included in an integrated circuit to provide standardized approaches to: Testing the interconnections between integrated circuits once they have been assembled onto a printed circuit board or other substrate - Testing the integrated circuit itself - Observing or modifying circuit activity during the component's normal operation The test logic consists of a boundary-scan register and other building blocks and is accessed through a test access port (TAP).<br />\n
          This subclause provides a general overview of the operation of a component compatible with this standard and provides a background to the detailed discussion in later clauses. The circuitry defined by this standard allows test instructions (which take control of the component outputs and observe the component inputs) and associated test data to be fed into a component and, subsequently, allows the results of execution of such instructions to be read out. All information (instructions, test data, and test results) is communicated in a serial format
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for Test Access Port and Boundary-Scan Architecture"
        -notes: "Inactive-Reserved"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#130567 …}
    #channels: Doctrine\ORM\PersistentCollection {#130560 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7518 …}
    #reviews: Doctrine\ORM\PersistentCollection {#130564 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#130562 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7682 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#130577 …}
    -apiLastModifiedAt: DateTime @1754517600 {#130534
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1712700000 {#130582
      date: 2024-04-10 00:00:00.0 Europe/Paris (+02:00)
    }
    -author: ""
    -publishedAt: DateTime @1368396000 {#130541
      date: 2013-05-13 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: DateTime @1710975600 {#130554
      date: 2024-03-21 00:00:00.0 Europe/Paris (+01:00)
    }
    -edition: null
    -coreDocument: "1149.1"
    -bookCollection: ""
    -pageCount: 444
    -documents: Doctrine\ORM\PersistentCollection {#130573 …}
    -favorites: Doctrine\ORM\PersistentCollection {#130571 …}
  }
  +label: "Most Recent"
  +icon: "check-xs"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}