GET https://dev.normadoc.fr/products/ieee-iec-62531-2012-ieee00005500-242704

Response
200 OK
IP
216.73.216.131
Profiled on
Token
2af85d

Components

4 Twig Components
15 Render Count
17 ms Render Time
102.0 MiB Memory Usage

Components

Name Metadata Render Count Render Time
ProductState 
"App\Twig\Components\ProductState"
components/ProductState.html.twig 		6 1.31ms
ProductMostRecent 
"App\Twig\Components\ProductMostRecent"
components/ProductMostRecent.html.twig 		6 4.41ms
ProductCard 
"App\Twig\Components\ProductCard"
components/ProductCard.html.twig 		2 12.99ms
ProductType 
"App\Twig\Components\ProductType"
components/ProductType.html.twig 		1 0.22ms

Render calls

ProductState App\Twig\Components\ProductState 68.0 MiB 0.30 ms
Input props 
[
  "product" => App\Entity\Product\Product {#7310
    #id: 11052
    #code: "IEEE00005500"
    #attributes: Doctrine\ORM\PersistentCollection {#7700 …}
    #variants: Doctrine\ORM\PersistentCollection {#7743 …}
    #options: Doctrine\ORM\PersistentCollection {#7915 …}
    #associations: Doctrine\ORM\PersistentCollection {#7899 …}
    #createdAt: DateTime @1751039449 {#7274
      date: 2025-06-27 17:50:49.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#7322
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7921 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7920
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7310}
        #id: 39217
        #name: "IEEE/IEC 62531:2012"
        #slug: "ieee-iec-62531-2012-ieee00005500-242704"
        #description: """
          Revision Standard - Active.<br />\n
          The IEEE Property Specification Language (PSL) is defined. PSL is a formal notation for specification of electronic system behavior, compatible with multiple electronic system design languages, including IEEE Std 1076™ (VHDL®), IEEE Std 1354 (Verilog®), IEEE Std 1666™ (SystemC®), and IEEE Std 1800™ (SystemVerilog®), thereby enabling a common specification and verification flow for multi-language and mixed-language designs. PSL captures design intent in a form suitable for simulation, formal verification, formal analysis, and hybrid verification tools. PSL enhances communication among architects, designers, and verification engineers to increase productivity throughout the design and verification process. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language<br />\n
          \t\t\t\t
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEC 62531:2012(E) (IEEE Std 1850-2010): Standard for Property Specification Language (PSL)"
        -notes: "Active"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7533 …}
    #channels: Doctrine\ORM\PersistentCollection {#7627 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7612 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7644 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7389 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#7292
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1340834400 {#7318
      date: 2012-06-28 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "62531"
    -bookCollection: ""
    -pageCount: 184
    -documents: Doctrine\ORM\PersistentCollection {#7464 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7499 …}
  }
  "showFullLabel" => "true"
]
Attributes 
[
  "showFullLabel" => "true"
]
Component 
App\Twig\Components\ProductState {#93113
  +product: App\Entity\Product\Product {#7310
    #id: 11052
    #code: "IEEE00005500"
    #attributes: Doctrine\ORM\PersistentCollection {#7700 …}
    #variants: Doctrine\ORM\PersistentCollection {#7743 …}
    #options: Doctrine\ORM\PersistentCollection {#7915 …}
    #associations: Doctrine\ORM\PersistentCollection {#7899 …}
    #createdAt: DateTime @1751039449 {#7274
      date: 2025-06-27 17:50:49.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#7322
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7921 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7920
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7310}
        #id: 39217
        #name: "IEEE/IEC 62531:2012"
        #slug: "ieee-iec-62531-2012-ieee00005500-242704"
        #description: """
          Revision Standard - Active.<br />\n
          The IEEE Property Specification Language (PSL) is defined. PSL is a formal notation for specification of electronic system behavior, compatible with multiple electronic system design languages, including IEEE Std 1076™ (VHDL®), IEEE Std 1354 (Verilog®), IEEE Std 1666™ (SystemC®), and IEEE Std 1800™ (SystemVerilog®), thereby enabling a common specification and verification flow for multi-language and mixed-language designs. PSL captures design intent in a form suitable for simulation, formal verification, formal analysis, and hybrid verification tools. PSL enhances communication among architects, designers, and verification engineers to increase productivity throughout the design and verification process. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language<br />\n
          \t\t\t\t
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEC 62531:2012(E) (IEEE Std 1850-2010): Standard for Property Specification Language (PSL)"
        -notes: "Active"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7533 …}
    #channels: Doctrine\ORM\PersistentCollection {#7627 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7612 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7644 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7389 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#7292
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1340834400 {#7318
      date: 2012-06-28 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "62531"
    -bookCollection: ""
    -pageCount: 184
    -documents: Doctrine\ORM\PersistentCollection {#7464 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7499 …}
  }
  +appearance: "state-active"
  +labels: [
    "Active"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductType App\Twig\Components\ProductType 68.0 MiB 0.22 ms
Input props 
[
  "product" => App\Entity\Product\Product {#7310
    #id: 11052
    #code: "IEEE00005500"
    #attributes: Doctrine\ORM\PersistentCollection {#7700 …}
    #variants: Doctrine\ORM\PersistentCollection {#7743 …}
    #options: Doctrine\ORM\PersistentCollection {#7915 …}
    #associations: Doctrine\ORM\PersistentCollection {#7899 …}
    #createdAt: DateTime @1751039449 {#7274
      date: 2025-06-27 17:50:49.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#7322
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7921 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7920
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7310}
        #id: 39217
        #name: "IEEE/IEC 62531:2012"
        #slug: "ieee-iec-62531-2012-ieee00005500-242704"
        #description: """
          Revision Standard - Active.<br />\n
          The IEEE Property Specification Language (PSL) is defined. PSL is a formal notation for specification of electronic system behavior, compatible with multiple electronic system design languages, including IEEE Std 1076™ (VHDL®), IEEE Std 1354 (Verilog®), IEEE Std 1666™ (SystemC®), and IEEE Std 1800™ (SystemVerilog®), thereby enabling a common specification and verification flow for multi-language and mixed-language designs. PSL captures design intent in a form suitable for simulation, formal verification, formal analysis, and hybrid verification tools. PSL enhances communication among architects, designers, and verification engineers to increase productivity throughout the design and verification process. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language<br />\n
          \t\t\t\t
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEC 62531:2012(E) (IEEE Std 1850-2010): Standard for Property Specification Language (PSL)"
        -notes: "Active"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7533 …}
    #channels: Doctrine\ORM\PersistentCollection {#7627 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7612 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7644 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7389 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#7292
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1340834400 {#7318
      date: 2012-06-28 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "62531"
    -bookCollection: ""
    -pageCount: 184
    -documents: Doctrine\ORM\PersistentCollection {#7464 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7499 …}
  }
]
Attributes 
[]
Component 
App\Twig\Components\ProductType {#93293
  +product: App\Entity\Product\Product {#7310
    #id: 11052
    #code: "IEEE00005500"
    #attributes: Doctrine\ORM\PersistentCollection {#7700 …}
    #variants: Doctrine\ORM\PersistentCollection {#7743 …}
    #options: Doctrine\ORM\PersistentCollection {#7915 …}
    #associations: Doctrine\ORM\PersistentCollection {#7899 …}
    #createdAt: DateTime @1751039449 {#7274
      date: 2025-06-27 17:50:49.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#7322
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7921 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7920
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7310}
        #id: 39217
        #name: "IEEE/IEC 62531:2012"
        #slug: "ieee-iec-62531-2012-ieee00005500-242704"
        #description: """
          Revision Standard - Active.<br />\n
          The IEEE Property Specification Language (PSL) is defined. PSL is a formal notation for specification of electronic system behavior, compatible with multiple electronic system design languages, including IEEE Std 1076™ (VHDL®), IEEE Std 1354 (Verilog®), IEEE Std 1666™ (SystemC®), and IEEE Std 1800™ (SystemVerilog®), thereby enabling a common specification and verification flow for multi-language and mixed-language designs. PSL captures design intent in a form suitable for simulation, formal verification, formal analysis, and hybrid verification tools. PSL enhances communication among architects, designers, and verification engineers to increase productivity throughout the design and verification process. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language<br />\n
          \t\t\t\t
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEC 62531:2012(E) (IEEE Std 1850-2010): Standard for Property Specification Language (PSL)"
        -notes: "Active"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7533 …}
    #channels: Doctrine\ORM\PersistentCollection {#7627 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7612 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7644 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7389 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#7292
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1340834400 {#7318
      date: 2012-06-28 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "62531"
    -bookCollection: ""
    -pageCount: 184
    -documents: Doctrine\ORM\PersistentCollection {#7464 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7499 …}
  }
  +label: "Standard"
  -typeAttributeCode: "type"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductMostRecent App\Twig\Components\ProductMostRecent 68.0 MiB 0.68 ms
Input props 
[
  "product" => App\Entity\Product\Product {#7310
    #id: 11052
    #code: "IEEE00005500"
    #attributes: Doctrine\ORM\PersistentCollection {#7700 …}
    #variants: Doctrine\ORM\PersistentCollection {#7743 …}
    #options: Doctrine\ORM\PersistentCollection {#7915 …}
    #associations: Doctrine\ORM\PersistentCollection {#7899 …}
    #createdAt: DateTime @1751039449 {#7274
      date: 2025-06-27 17:50:49.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#7322
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7921 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7920
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7310}
        #id: 39217
        #name: "IEEE/IEC 62531:2012"
        #slug: "ieee-iec-62531-2012-ieee00005500-242704"
        #description: """
          Revision Standard - Active.<br />\n
          The IEEE Property Specification Language (PSL) is defined. PSL is a formal notation for specification of electronic system behavior, compatible with multiple electronic system design languages, including IEEE Std 1076™ (VHDL®), IEEE Std 1354 (Verilog®), IEEE Std 1666™ (SystemC®), and IEEE Std 1800™ (SystemVerilog®), thereby enabling a common specification and verification flow for multi-language and mixed-language designs. PSL captures design intent in a form suitable for simulation, formal verification, formal analysis, and hybrid verification tools. PSL enhances communication among architects, designers, and verification engineers to increase productivity throughout the design and verification process. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language<br />\n
          \t\t\t\t
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEC 62531:2012(E) (IEEE Std 1850-2010): Standard for Property Specification Language (PSL)"
        -notes: "Active"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7533 …}
    #channels: Doctrine\ORM\PersistentCollection {#7627 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7612 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7644 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7389 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#7292
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1340834400 {#7318
      date: 2012-06-28 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "62531"
    -bookCollection: ""
    -pageCount: 184
    -documents: Doctrine\ORM\PersistentCollection {#7464 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7499 …}
  }
]
Attributes 
[]
Component 
App\Twig\Components\ProductMostRecent {#93368
  +product: App\Entity\Product\Product {#7310
    #id: 11052
    #code: "IEEE00005500"
    #attributes: Doctrine\ORM\PersistentCollection {#7700 …}
    #variants: Doctrine\ORM\PersistentCollection {#7743 …}
    #options: Doctrine\ORM\PersistentCollection {#7915 …}
    #associations: Doctrine\ORM\PersistentCollection {#7899 …}
    #createdAt: DateTime @1751039449 {#7274
      date: 2025-06-27 17:50:49.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#7322
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7921 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7920
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7310}
        #id: 39217
        #name: "IEEE/IEC 62531:2012"
        #slug: "ieee-iec-62531-2012-ieee00005500-242704"
        #description: """
          Revision Standard - Active.<br />\n
          The IEEE Property Specification Language (PSL) is defined. PSL is a formal notation for specification of electronic system behavior, compatible with multiple electronic system design languages, including IEEE Std 1076™ (VHDL®), IEEE Std 1354 (Verilog®), IEEE Std 1666™ (SystemC®), and IEEE Std 1800™ (SystemVerilog®), thereby enabling a common specification and verification flow for multi-language and mixed-language designs. PSL captures design intent in a form suitable for simulation, formal verification, formal analysis, and hybrid verification tools. PSL enhances communication among architects, designers, and verification engineers to increase productivity throughout the design and verification process. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language<br />\n
          \t\t\t\t
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEC 62531:2012(E) (IEEE Std 1850-2010): Standard for Property Specification Language (PSL)"
        -notes: "Active"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7533 …}
    #channels: Doctrine\ORM\PersistentCollection {#7627 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7612 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7644 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7389 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#7292
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1340834400 {#7318
      date: 2012-06-28 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "62531"
    -bookCollection: ""
    -pageCount: 184
    -documents: Doctrine\ORM\PersistentCollection {#7464 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7499 …}
  }
  +label: "Most Recent"
  +icon: "check-xs"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductState App\Twig\Components\ProductState 74.0 MiB 0.24 ms
Input props 
[
  "product" => App\Entity\Product\Product {#100379
    #id: 10371
    #code: "IEEE00004257"
    #attributes: Doctrine\ORM\PersistentCollection {#100362 …}
    #variants: Doctrine\ORM\PersistentCollection {#100359 …}
    #options: Doctrine\ORM\PersistentCollection {#100355 …}
    #associations: Doctrine\ORM\PersistentCollection {#100357 …}
    #createdAt: DateTime @1751039021 {#100387
      date: 2025-06-27 17:43:41.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#100360
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#100373 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#100397
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#100379}
        #id: 36493
        #name: "IEEE/IEC 62531:2007"
        #slug: "ieee-iec-62531-2007-ieee00004257-242023"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          (IEC 62531 Ed. 1 (2007-11) (IEEE Std 1850-2005). The IEEE Property Specification Language (PSL) is defined in this standard. PSL is a formal notation for specification of electronic system behavior, compatible with multiple electronic system design languages, including IEEE Std 1076™ (VHDL®), IEEE Std 1364™ (Verilog®), IEEE P1666™ (SystemC®), and IEEE P1800™ (SystemVerilog®), thereby enabling a common specification and verification flow for multi-language and mixed-language designs. PSL captures design intent in a form suitable for simulation, formal verification, formal analysis, and hybrid verification tools. PSL enhances communication among architects, designers, and verification engineers to increase productivity throughout the design and verification process. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language.<br />\n
          \t\t\t\t<br />\n
          This standard defines the property specification language (PSL), which formally describes electronic system behavior. This standard specifies the syntax and semantics for PSL and also clarifies how PSL interfaces with various standard electronic system design languages.<br />\n
          The purpose of this standard is to provide a well-defined language for formal specification of electronic system behavior, one that is compatible with multiple electronic system design languages, including IEEE Std 1076™ (VHDL), IEEE Std 1364™ (Verilog®), IEEE P1800™1 (SystemVerilog®), and IEEE P1666™<br />\n
          (SystemC), to facilitate a common specification and verification flow for multi-language and mixed language designs.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEC/IEEE International Standard for Property Specification Language (PSL)"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#100370 …}
    #channels: Doctrine\ORM\PersistentCollection {#100364 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#100368 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#100366 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100380 …}
    -apiLastModifiedAt: DateTime @1754517600 {#100347
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#100386
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1197154800 {#100385
      date: 2007-12-09 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "62531"
    -bookCollection: ""
    -pageCount: 152
    -documents: Doctrine\ORM\PersistentCollection {#100377 …}
    -favorites: Doctrine\ORM\PersistentCollection {#100375 …}
  }
  "showFullLabel" => "true"
]
Attributes 
[
  "showFullLabel" => "true"
]
Component 
App\Twig\Components\ProductState {#100433
  +product: App\Entity\Product\Product {#100379
    #id: 10371
    #code: "IEEE00004257"
    #attributes: Doctrine\ORM\PersistentCollection {#100362 …}
    #variants: Doctrine\ORM\PersistentCollection {#100359 …}
    #options: Doctrine\ORM\PersistentCollection {#100355 …}
    #associations: Doctrine\ORM\PersistentCollection {#100357 …}
    #createdAt: DateTime @1751039021 {#100387
      date: 2025-06-27 17:43:41.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#100360
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#100373 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#100397
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#100379}
        #id: 36493
        #name: "IEEE/IEC 62531:2007"
        #slug: "ieee-iec-62531-2007-ieee00004257-242023"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          (IEC 62531 Ed. 1 (2007-11) (IEEE Std 1850-2005). The IEEE Property Specification Language (PSL) is defined in this standard. PSL is a formal notation for specification of electronic system behavior, compatible with multiple electronic system design languages, including IEEE Std 1076™ (VHDL®), IEEE Std 1364™ (Verilog®), IEEE P1666™ (SystemC®), and IEEE P1800™ (SystemVerilog®), thereby enabling a common specification and verification flow for multi-language and mixed-language designs. PSL captures design intent in a form suitable for simulation, formal verification, formal analysis, and hybrid verification tools. PSL enhances communication among architects, designers, and verification engineers to increase productivity throughout the design and verification process. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language.<br />\n
          \t\t\t\t<br />\n
          This standard defines the property specification language (PSL), which formally describes electronic system behavior. This standard specifies the syntax and semantics for PSL and also clarifies how PSL interfaces with various standard electronic system design languages.<br />\n
          The purpose of this standard is to provide a well-defined language for formal specification of electronic system behavior, one that is compatible with multiple electronic system design languages, including IEEE Std 1076™ (VHDL), IEEE Std 1364™ (Verilog®), IEEE P1800™1 (SystemVerilog®), and IEEE P1666™<br />\n
          (SystemC), to facilitate a common specification and verification flow for multi-language and mixed language designs.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEC/IEEE International Standard for Property Specification Language (PSL)"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#100370 …}
    #channels: Doctrine\ORM\PersistentCollection {#100364 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#100368 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#100366 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100380 …}
    -apiLastModifiedAt: DateTime @1754517600 {#100347
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#100386
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1197154800 {#100385
      date: 2007-12-09 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "62531"
    -bookCollection: ""
    -pageCount: 152
    -documents: Doctrine\ORM\PersistentCollection {#100377 …}
    -favorites: Doctrine\ORM\PersistentCollection {#100375 …}
  }
  +appearance: "state-suspended"
  +labels: [
    "Superseded"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductMostRecent App\Twig\Components\ProductMostRecent 74.0 MiB 1.05 ms
Input props 
[
  "product" => App\Entity\Product\Product {#100379
    #id: 10371
    #code: "IEEE00004257"
    #attributes: Doctrine\ORM\PersistentCollection {#100362 …}
    #variants: Doctrine\ORM\PersistentCollection {#100359 …}
    #options: Doctrine\ORM\PersistentCollection {#100355 …}
    #associations: Doctrine\ORM\PersistentCollection {#100357 …}
    #createdAt: DateTime @1751039021 {#100387
      date: 2025-06-27 17:43:41.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#100360
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#100373 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#100397
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#100379}
        #id: 36493
        #name: "IEEE/IEC 62531:2007"
        #slug: "ieee-iec-62531-2007-ieee00004257-242023"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          (IEC 62531 Ed. 1 (2007-11) (IEEE Std 1850-2005). The IEEE Property Specification Language (PSL) is defined in this standard. PSL is a formal notation for specification of electronic system behavior, compatible with multiple electronic system design languages, including IEEE Std 1076™ (VHDL®), IEEE Std 1364™ (Verilog®), IEEE P1666™ (SystemC®), and IEEE P1800™ (SystemVerilog®), thereby enabling a common specification and verification flow for multi-language and mixed-language designs. PSL captures design intent in a form suitable for simulation, formal verification, formal analysis, and hybrid verification tools. PSL enhances communication among architects, designers, and verification engineers to increase productivity throughout the design and verification process. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language.<br />\n
          \t\t\t\t<br />\n
          This standard defines the property specification language (PSL), which formally describes electronic system behavior. This standard specifies the syntax and semantics for PSL and also clarifies how PSL interfaces with various standard electronic system design languages.<br />\n
          The purpose of this standard is to provide a well-defined language for formal specification of electronic system behavior, one that is compatible with multiple electronic system design languages, including IEEE Std 1076™ (VHDL), IEEE Std 1364™ (Verilog®), IEEE P1800™1 (SystemVerilog®), and IEEE P1666™<br />\n
          (SystemC), to facilitate a common specification and verification flow for multi-language and mixed language designs.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEC/IEEE International Standard for Property Specification Language (PSL)"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#100370 …}
    #channels: Doctrine\ORM\PersistentCollection {#100364 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#100368 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#100366 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100380 …}
    -apiLastModifiedAt: DateTime @1754517600 {#100347
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#100386
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1197154800 {#100385
      date: 2007-12-09 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "62531"
    -bookCollection: ""
    -pageCount: 152
    -documents: Doctrine\ORM\PersistentCollection {#100377 …}
    -favorites: Doctrine\ORM\PersistentCollection {#100375 …}
  }
]
Attributes 
[]
Component 
App\Twig\Components\ProductMostRecent {#100500
  +product: App\Entity\Product\Product {#100379
    #id: 10371
    #code: "IEEE00004257"
    #attributes: Doctrine\ORM\PersistentCollection {#100362 …}
    #variants: Doctrine\ORM\PersistentCollection {#100359 …}
    #options: Doctrine\ORM\PersistentCollection {#100355 …}
    #associations: Doctrine\ORM\PersistentCollection {#100357 …}
    #createdAt: DateTime @1751039021 {#100387
      date: 2025-06-27 17:43:41.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#100360
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#100373 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#100397
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#100379}
        #id: 36493
        #name: "IEEE/IEC 62531:2007"
        #slug: "ieee-iec-62531-2007-ieee00004257-242023"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          (IEC 62531 Ed. 1 (2007-11) (IEEE Std 1850-2005). The IEEE Property Specification Language (PSL) is defined in this standard. PSL is a formal notation for specification of electronic system behavior, compatible with multiple electronic system design languages, including IEEE Std 1076™ (VHDL®), IEEE Std 1364™ (Verilog®), IEEE P1666™ (SystemC®), and IEEE P1800™ (SystemVerilog®), thereby enabling a common specification and verification flow for multi-language and mixed-language designs. PSL captures design intent in a form suitable for simulation, formal verification, formal analysis, and hybrid verification tools. PSL enhances communication among architects, designers, and verification engineers to increase productivity throughout the design and verification process. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language.<br />\n
          \t\t\t\t<br />\n
          This standard defines the property specification language (PSL), which formally describes electronic system behavior. This standard specifies the syntax and semantics for PSL and also clarifies how PSL interfaces with various standard electronic system design languages.<br />\n
          The purpose of this standard is to provide a well-defined language for formal specification of electronic system behavior, one that is compatible with multiple electronic system design languages, including IEEE Std 1076™ (VHDL), IEEE Std 1364™ (Verilog®), IEEE P1800™1 (SystemVerilog®), and IEEE P1666™<br />\n
          (SystemC), to facilitate a common specification and verification flow for multi-language and mixed language designs.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEC/IEEE International Standard for Property Specification Language (PSL)"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#100370 …}
    #channels: Doctrine\ORM\PersistentCollection {#100364 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#100368 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#100366 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100380 …}
    -apiLastModifiedAt: DateTime @1754517600 {#100347
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#100386
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1197154800 {#100385
      date: 2007-12-09 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "62531"
    -bookCollection: ""
    -pageCount: 152
    -documents: Doctrine\ORM\PersistentCollection {#100377 …}
    -favorites: Doctrine\ORM\PersistentCollection {#100375 …}
  }
  +label: "Historical"
  +icon: "historical"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductState App\Twig\Components\ProductState 80.0 MiB 0.20 ms
Input props 
[
  "product" => App\Entity\Product\Product {#7310
    #id: 11052
    #code: "IEEE00005500"
    #attributes: Doctrine\ORM\PersistentCollection {#7700 …}
    #variants: Doctrine\ORM\PersistentCollection {#7743 …}
    #options: Doctrine\ORM\PersistentCollection {#7915 …}
    #associations: Doctrine\ORM\PersistentCollection {#7899 …}
    #createdAt: DateTime @1751039449 {#7274
      date: 2025-06-27 17:50:49.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#7322
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7921 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7920
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7310}
        #id: 39217
        #name: "IEEE/IEC 62531:2012"
        #slug: "ieee-iec-62531-2012-ieee00005500-242704"
        #description: """
          Revision Standard - Active.<br />\n
          The IEEE Property Specification Language (PSL) is defined. PSL is a formal notation for specification of electronic system behavior, compatible with multiple electronic system design languages, including IEEE Std 1076™ (VHDL®), IEEE Std 1354 (Verilog®), IEEE Std 1666™ (SystemC®), and IEEE Std 1800™ (SystemVerilog®), thereby enabling a common specification and verification flow for multi-language and mixed-language designs. PSL captures design intent in a form suitable for simulation, formal verification, formal analysis, and hybrid verification tools. PSL enhances communication among architects, designers, and verification engineers to increase productivity throughout the design and verification process. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language<br />\n
          \t\t\t\t
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEC 62531:2012(E) (IEEE Std 1850-2010): Standard for Property Specification Language (PSL)"
        -notes: "Active"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7533 …}
    #channels: Doctrine\ORM\PersistentCollection {#7627 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7612 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7644 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7389 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#7292
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1340834400 {#7318
      date: 2012-06-28 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "62531"
    -bookCollection: ""
    -pageCount: 184
    -documents: Doctrine\ORM\PersistentCollection {#7464 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7499 …}
  }
  "showFullLabel" => "true"
]
Attributes 
[
  "showFullLabel" => "true"
]
Component 
App\Twig\Components\ProductState {#107094
  +product: App\Entity\Product\Product {#7310
    #id: 11052
    #code: "IEEE00005500"
    #attributes: Doctrine\ORM\PersistentCollection {#7700 …}
    #variants: Doctrine\ORM\PersistentCollection {#7743 …}
    #options: Doctrine\ORM\PersistentCollection {#7915 …}
    #associations: Doctrine\ORM\PersistentCollection {#7899 …}
    #createdAt: DateTime @1751039449 {#7274
      date: 2025-06-27 17:50:49.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#7322
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7921 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7920
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7310}
        #id: 39217
        #name: "IEEE/IEC 62531:2012"
        #slug: "ieee-iec-62531-2012-ieee00005500-242704"
        #description: """
          Revision Standard - Active.<br />\n
          The IEEE Property Specification Language (PSL) is defined. PSL is a formal notation for specification of electronic system behavior, compatible with multiple electronic system design languages, including IEEE Std 1076™ (VHDL®), IEEE Std 1354 (Verilog®), IEEE Std 1666™ (SystemC®), and IEEE Std 1800™ (SystemVerilog®), thereby enabling a common specification and verification flow for multi-language and mixed-language designs. PSL captures design intent in a form suitable for simulation, formal verification, formal analysis, and hybrid verification tools. PSL enhances communication among architects, designers, and verification engineers to increase productivity throughout the design and verification process. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language<br />\n
          \t\t\t\t
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEC 62531:2012(E) (IEEE Std 1850-2010): Standard for Property Specification Language (PSL)"
        -notes: "Active"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7533 …}
    #channels: Doctrine\ORM\PersistentCollection {#7627 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7612 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7644 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7389 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#7292
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1340834400 {#7318
      date: 2012-06-28 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "62531"
    -bookCollection: ""
    -pageCount: 184
    -documents: Doctrine\ORM\PersistentCollection {#7464 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7499 …}
  }
  +appearance: "state-active"
  +labels: [
    "Active"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductMostRecent App\Twig\Components\ProductMostRecent 80.0 MiB 0.71 ms
Input props 
[
  "product" => App\Entity\Product\Product {#7310
    #id: 11052
    #code: "IEEE00005500"
    #attributes: Doctrine\ORM\PersistentCollection {#7700 …}
    #variants: Doctrine\ORM\PersistentCollection {#7743 …}
    #options: Doctrine\ORM\PersistentCollection {#7915 …}
    #associations: Doctrine\ORM\PersistentCollection {#7899 …}
    #createdAt: DateTime @1751039449 {#7274
      date: 2025-06-27 17:50:49.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#7322
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7921 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7920
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7310}
        #id: 39217
        #name: "IEEE/IEC 62531:2012"
        #slug: "ieee-iec-62531-2012-ieee00005500-242704"
        #description: """
          Revision Standard - Active.<br />\n
          The IEEE Property Specification Language (PSL) is defined. PSL is a formal notation for specification of electronic system behavior, compatible with multiple electronic system design languages, including IEEE Std 1076™ (VHDL®), IEEE Std 1354 (Verilog®), IEEE Std 1666™ (SystemC®), and IEEE Std 1800™ (SystemVerilog®), thereby enabling a common specification and verification flow for multi-language and mixed-language designs. PSL captures design intent in a form suitable for simulation, formal verification, formal analysis, and hybrid verification tools. PSL enhances communication among architects, designers, and verification engineers to increase productivity throughout the design and verification process. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language<br />\n
          \t\t\t\t
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEC 62531:2012(E) (IEEE Std 1850-2010): Standard for Property Specification Language (PSL)"
        -notes: "Active"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7533 …}
    #channels: Doctrine\ORM\PersistentCollection {#7627 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7612 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7644 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7389 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#7292
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1340834400 {#7318
      date: 2012-06-28 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "62531"
    -bookCollection: ""
    -pageCount: 184
    -documents: Doctrine\ORM\PersistentCollection {#7464 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7499 …}
  }
]
Attributes 
[]
Component 
App\Twig\Components\ProductMostRecent {#107136
  +product: App\Entity\Product\Product {#7310
    #id: 11052
    #code: "IEEE00005500"
    #attributes: Doctrine\ORM\PersistentCollection {#7700 …}
    #variants: Doctrine\ORM\PersistentCollection {#7743 …}
    #options: Doctrine\ORM\PersistentCollection {#7915 …}
    #associations: Doctrine\ORM\PersistentCollection {#7899 …}
    #createdAt: DateTime @1751039449 {#7274
      date: 2025-06-27 17:50:49.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754608190 {#7322
      date: 2025-08-08 01:09:50.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#7921 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#7920
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#7310}
        #id: 39217
        #name: "IEEE/IEC 62531:2012"
        #slug: "ieee-iec-62531-2012-ieee00005500-242704"
        #description: """
          Revision Standard - Active.<br />\n
          The IEEE Property Specification Language (PSL) is defined. PSL is a formal notation for specification of electronic system behavior, compatible with multiple electronic system design languages, including IEEE Std 1076™ (VHDL®), IEEE Std 1354 (Verilog®), IEEE Std 1666™ (SystemC®), and IEEE Std 1800™ (SystemVerilog®), thereby enabling a common specification and verification flow for multi-language and mixed-language designs. PSL captures design intent in a form suitable for simulation, formal verification, formal analysis, and hybrid verification tools. PSL enhances communication among architects, designers, and verification engineers to increase productivity throughout the design and verification process. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language<br />\n
          \t\t\t\t
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEC 62531:2012(E) (IEEE Std 1850-2010): Standard for Property Specification Language (PSL)"
        -notes: "Active"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#7533 …}
    #channels: Doctrine\ORM\PersistentCollection {#7627 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#7612 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#7644 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#7389 …}
    -apiLastModifiedAt: DateTime @1754517600 {#7317
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#7292
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1340834400 {#7318
      date: 2012-06-28 00:00:00.0 Europe/Paris (+02:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "62531"
    -bookCollection: ""
    -pageCount: 184
    -documents: Doctrine\ORM\PersistentCollection {#7464 …}
    -favorites: Doctrine\ORM\PersistentCollection {#7499 …}
  }
  +label: "Most Recent"
  +icon: "check-xs"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductState App\Twig\Components\ProductState 80.0 MiB 0.18 ms
Input props 
[
  "product" => App\Entity\Product\Product {#100379
    #id: 10371
    #code: "IEEE00004257"
    #attributes: Doctrine\ORM\PersistentCollection {#100362 …}
    #variants: Doctrine\ORM\PersistentCollection {#100359 …}
    #options: Doctrine\ORM\PersistentCollection {#100355 …}
    #associations: Doctrine\ORM\PersistentCollection {#100357 …}
    #createdAt: DateTime @1751039021 {#100387
      date: 2025-06-27 17:43:41.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#100360
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#100373 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#100397
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#100379}
        #id: 36493
        #name: "IEEE/IEC 62531:2007"
        #slug: "ieee-iec-62531-2007-ieee00004257-242023"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          (IEC 62531 Ed. 1 (2007-11) (IEEE Std 1850-2005). The IEEE Property Specification Language (PSL) is defined in this standard. PSL is a formal notation for specification of electronic system behavior, compatible with multiple electronic system design languages, including IEEE Std 1076™ (VHDL®), IEEE Std 1364™ (Verilog®), IEEE P1666™ (SystemC®), and IEEE P1800™ (SystemVerilog®), thereby enabling a common specification and verification flow for multi-language and mixed-language designs. PSL captures design intent in a form suitable for simulation, formal verification, formal analysis, and hybrid verification tools. PSL enhances communication among architects, designers, and verification engineers to increase productivity throughout the design and verification process. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language.<br />\n
          \t\t\t\t<br />\n
          This standard defines the property specification language (PSL), which formally describes electronic system behavior. This standard specifies the syntax and semantics for PSL and also clarifies how PSL interfaces with various standard electronic system design languages.<br />\n
          The purpose of this standard is to provide a well-defined language for formal specification of electronic system behavior, one that is compatible with multiple electronic system design languages, including IEEE Std 1076™ (VHDL), IEEE Std 1364™ (Verilog®), IEEE P1800™1 (SystemVerilog®), and IEEE P1666™<br />\n
          (SystemC), to facilitate a common specification and verification flow for multi-language and mixed language designs.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEC/IEEE International Standard for Property Specification Language (PSL)"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#100370 …}
    #channels: Doctrine\ORM\PersistentCollection {#100364 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#100368 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#100366 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100380 …}
    -apiLastModifiedAt: DateTime @1754517600 {#100347
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#100386
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1197154800 {#100385
      date: 2007-12-09 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "62531"
    -bookCollection: ""
    -pageCount: 152
    -documents: Doctrine\ORM\PersistentCollection {#100377 …}
    -favorites: Doctrine\ORM\PersistentCollection {#100375 …}
  }
  "showFullLabel" => "true"
]
Attributes 
[
  "showFullLabel" => "true"
]
Component 
App\Twig\Components\ProductState {#107201
  +product: App\Entity\Product\Product {#100379
    #id: 10371
    #code: "IEEE00004257"
    #attributes: Doctrine\ORM\PersistentCollection {#100362 …}
    #variants: Doctrine\ORM\PersistentCollection {#100359 …}
    #options: Doctrine\ORM\PersistentCollection {#100355 …}
    #associations: Doctrine\ORM\PersistentCollection {#100357 …}
    #createdAt: DateTime @1751039021 {#100387
      date: 2025-06-27 17:43:41.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#100360
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#100373 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#100397
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#100379}
        #id: 36493
        #name: "IEEE/IEC 62531:2007"
        #slug: "ieee-iec-62531-2007-ieee00004257-242023"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          (IEC 62531 Ed. 1 (2007-11) (IEEE Std 1850-2005). The IEEE Property Specification Language (PSL) is defined in this standard. PSL is a formal notation for specification of electronic system behavior, compatible with multiple electronic system design languages, including IEEE Std 1076™ (VHDL®), IEEE Std 1364™ (Verilog®), IEEE P1666™ (SystemC®), and IEEE P1800™ (SystemVerilog®), thereby enabling a common specification and verification flow for multi-language and mixed-language designs. PSL captures design intent in a form suitable for simulation, formal verification, formal analysis, and hybrid verification tools. PSL enhances communication among architects, designers, and verification engineers to increase productivity throughout the design and verification process. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language.<br />\n
          \t\t\t\t<br />\n
          This standard defines the property specification language (PSL), which formally describes electronic system behavior. This standard specifies the syntax and semantics for PSL and also clarifies how PSL interfaces with various standard electronic system design languages.<br />\n
          The purpose of this standard is to provide a well-defined language for formal specification of electronic system behavior, one that is compatible with multiple electronic system design languages, including IEEE Std 1076™ (VHDL), IEEE Std 1364™ (Verilog®), IEEE P1800™1 (SystemVerilog®), and IEEE P1666™<br />\n
          (SystemC), to facilitate a common specification and verification flow for multi-language and mixed language designs.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEC/IEEE International Standard for Property Specification Language (PSL)"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#100370 …}
    #channels: Doctrine\ORM\PersistentCollection {#100364 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#100368 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#100366 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100380 …}
    -apiLastModifiedAt: DateTime @1754517600 {#100347
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#100386
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1197154800 {#100385
      date: 2007-12-09 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "62531"
    -bookCollection: ""
    -pageCount: 152
    -documents: Doctrine\ORM\PersistentCollection {#100377 …}
    -favorites: Doctrine\ORM\PersistentCollection {#100375 …}
  }
  +appearance: "state-suspended"
  +labels: [
    "Superseded"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductMostRecent App\Twig\Components\ProductMostRecent 80.0 MiB 0.62 ms
Input props 
[
  "product" => App\Entity\Product\Product {#100379
    #id: 10371
    #code: "IEEE00004257"
    #attributes: Doctrine\ORM\PersistentCollection {#100362 …}
    #variants: Doctrine\ORM\PersistentCollection {#100359 …}
    #options: Doctrine\ORM\PersistentCollection {#100355 …}
    #associations: Doctrine\ORM\PersistentCollection {#100357 …}
    #createdAt: DateTime @1751039021 {#100387
      date: 2025-06-27 17:43:41.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#100360
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#100373 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#100397
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#100379}
        #id: 36493
        #name: "IEEE/IEC 62531:2007"
        #slug: "ieee-iec-62531-2007-ieee00004257-242023"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          (IEC 62531 Ed. 1 (2007-11) (IEEE Std 1850-2005). The IEEE Property Specification Language (PSL) is defined in this standard. PSL is a formal notation for specification of electronic system behavior, compatible with multiple electronic system design languages, including IEEE Std 1076™ (VHDL®), IEEE Std 1364™ (Verilog®), IEEE P1666™ (SystemC®), and IEEE P1800™ (SystemVerilog®), thereby enabling a common specification and verification flow for multi-language and mixed-language designs. PSL captures design intent in a form suitable for simulation, formal verification, formal analysis, and hybrid verification tools. PSL enhances communication among architects, designers, and verification engineers to increase productivity throughout the design and verification process. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language.<br />\n
          \t\t\t\t<br />\n
          This standard defines the property specification language (PSL), which formally describes electronic system behavior. This standard specifies the syntax and semantics for PSL and also clarifies how PSL interfaces with various standard electronic system design languages.<br />\n
          The purpose of this standard is to provide a well-defined language for formal specification of electronic system behavior, one that is compatible with multiple electronic system design languages, including IEEE Std 1076™ (VHDL), IEEE Std 1364™ (Verilog®), IEEE P1800™1 (SystemVerilog®), and IEEE P1666™<br />\n
          (SystemC), to facilitate a common specification and verification flow for multi-language and mixed language designs.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEC/IEEE International Standard for Property Specification Language (PSL)"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#100370 …}
    #channels: Doctrine\ORM\PersistentCollection {#100364 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#100368 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#100366 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100380 …}
    -apiLastModifiedAt: DateTime @1754517600 {#100347
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#100386
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1197154800 {#100385
      date: 2007-12-09 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "62531"
    -bookCollection: ""
    -pageCount: 152
    -documents: Doctrine\ORM\PersistentCollection {#100377 …}
    -favorites: Doctrine\ORM\PersistentCollection {#100375 …}
  }
]
Attributes 
[]
Component 
App\Twig\Components\ProductMostRecent {#107228
  +product: App\Entity\Product\Product {#100379
    #id: 10371
    #code: "IEEE00004257"
    #attributes: Doctrine\ORM\PersistentCollection {#100362 …}
    #variants: Doctrine\ORM\PersistentCollection {#100359 …}
    #options: Doctrine\ORM\PersistentCollection {#100355 …}
    #associations: Doctrine\ORM\PersistentCollection {#100357 …}
    #createdAt: DateTime @1751039021 {#100387
      date: 2025-06-27 17:43:41.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#100360
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#100373 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#100397
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#100379}
        #id: 36493
        #name: "IEEE/IEC 62531:2007"
        #slug: "ieee-iec-62531-2007-ieee00004257-242023"
        #description: """
          New IEEE Standard - Superseded.<br />\n
          (IEC 62531 Ed. 1 (2007-11) (IEEE Std 1850-2005). The IEEE Property Specification Language (PSL) is defined in this standard. PSL is a formal notation for specification of electronic system behavior, compatible with multiple electronic system design languages, including IEEE Std 1076™ (VHDL®), IEEE Std 1364™ (Verilog®), IEEE P1666™ (SystemC®), and IEEE P1800™ (SystemVerilog®), thereby enabling a common specification and verification flow for multi-language and mixed-language designs. PSL captures design intent in a form suitable for simulation, formal verification, formal analysis, and hybrid verification tools. PSL enhances communication among architects, designers, and verification engineers to increase productivity throughout the design and verification process. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language.<br />\n
          \t\t\t\t<br />\n
          This standard defines the property specification language (PSL), which formally describes electronic system behavior. This standard specifies the syntax and semantics for PSL and also clarifies how PSL interfaces with various standard electronic system design languages.<br />\n
          The purpose of this standard is to provide a well-defined language for formal specification of electronic system behavior, one that is compatible with multiple electronic system design languages, including IEEE Std 1076™ (VHDL), IEEE Std 1364™ (Verilog®), IEEE P1800™1 (SystemVerilog®), and IEEE P1666™<br />\n
          (SystemC), to facilitate a common specification and verification flow for multi-language and mixed language designs.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEC/IEEE International Standard for Property Specification Language (PSL)"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#100370 …}
    #channels: Doctrine\ORM\PersistentCollection {#100364 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#100368 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#100366 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#100380 …}
    -apiLastModifiedAt: DateTime @1754517600 {#100347
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1578006000 {#100386
      date: 2020-01-03 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1197154800 {#100385
      date: 2007-12-09 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "62531"
    -bookCollection: ""
    -pageCount: 152
    -documents: Doctrine\ORM\PersistentCollection {#100377 …}
    -favorites: Doctrine\ORM\PersistentCollection {#100375 …}
  }
  +label: "Historical"
  +icon: "historical"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductCard App\Twig\Components\ProductCard 102.0 MiB 6.97 ms
Input props 
[
  "product" => App\Entity\Product\Product {#128530
    #id: 10114
    #code: "IEEE00003666"
    #attributes: Doctrine\ORM\PersistentCollection {#128554 …}
    #variants: Doctrine\ORM\PersistentCollection {#128552 …}
    #options: Doctrine\ORM\PersistentCollection {#128547 …}
    #associations: Doctrine\ORM\PersistentCollection {#128550 …}
    #createdAt: DateTime @1751038826 {#128543
      date: 2025-06-27 17:40:26.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#128536
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#128565 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#128756
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#128530}
        #id: 35465
        #name: "IEEE 1076:2008"
        #slug: "ieee-1076-2008-ieee00003666-241766"
        #description: """
          Revision Standard - Superseded.<br />\n
          VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language. (Additional downloads are available for this standard at https://standards.ieee.org/content/dam/ieee-standards/standards/web/download/1076-2008_downloads.zip)<br />\n
          \t\t\t\t<br />\n
          This standard revises and enhances the VHDL language reference manual (LRM) by including a standard C language interface specification; specifications from previously separate, but related, standards IEEE Std 1164 -1993,1 IEEE Std 1076.2 -1996, and IEEE Std 1076.3-1997; and general language enhancements in the areas of design and verification of electronic systems.<br />\n
          The VHDL language was defined for use in the design and documentation of electronics systems. It is revised to incorporate capabilities that improve the language's usefulness for its intended purpose as well as extend it to address design verification methodologies that have developed in industry. These new design and verification capabilities are required to ensure VHDL remains relevant and valuable for use in electronic systems design and verification. Incorporation of previously separate, but related standards, simplifies the maintenance of the specifications.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard VHDL Language Reference Manual"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#128563 …}
    #channels: Doctrine\ORM\PersistentCollection {#128556 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#128560 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#128558 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#128570 …}
    -apiLastModifiedAt: DateTime @1754517600 {#128529
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1613602800 {#128578
      date: 2021-02-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1232924400 {#128549
      date: 2009-01-26 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1076"
    -bookCollection: ""
    -pageCount: 640
    -documents: Doctrine\ORM\PersistentCollection {#128569 …}
    -favorites: Doctrine\ORM\PersistentCollection {#128567 …}
  }
  "layout" => "vertical"
  "showPrice" => true
  "showStatusBadges" => true
  "additionalClasses" => "product__teaser--with-grey-border"
  "hasStretchedLink" => true
  "hoverType" => "shadow"
  "linkLabel" => "See more"
]
Attributes 
[]
Component 
App\Twig\Components\ProductCard {#128671
  +product: App\Entity\Product\Product {#128530
    #id: 10114
    #code: "IEEE00003666"
    #attributes: Doctrine\ORM\PersistentCollection {#128554 …}
    #variants: Doctrine\ORM\PersistentCollection {#128552 …}
    #options: Doctrine\ORM\PersistentCollection {#128547 …}
    #associations: Doctrine\ORM\PersistentCollection {#128550 …}
    #createdAt: DateTime @1751038826 {#128543
      date: 2025-06-27 17:40:26.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#128536
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#128565 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#128756
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#128530}
        #id: 35465
        #name: "IEEE 1076:2008"
        #slug: "ieee-1076-2008-ieee00003666-241766"
        #description: """
          Revision Standard - Superseded.<br />\n
          VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language. (Additional downloads are available for this standard at https://standards.ieee.org/content/dam/ieee-standards/standards/web/download/1076-2008_downloads.zip)<br />\n
          \t\t\t\t<br />\n
          This standard revises and enhances the VHDL language reference manual (LRM) by including a standard C language interface specification; specifications from previously separate, but related, standards IEEE Std 1164 -1993,1 IEEE Std 1076.2 -1996, and IEEE Std 1076.3-1997; and general language enhancements in the areas of design and verification of electronic systems.<br />\n
          The VHDL language was defined for use in the design and documentation of electronics systems. It is revised to incorporate capabilities that improve the language's usefulness for its intended purpose as well as extend it to address design verification methodologies that have developed in industry. These new design and verification capabilities are required to ensure VHDL remains relevant and valuable for use in electronic systems design and verification. Incorporation of previously separate, but related standards, simplifies the maintenance of the specifications.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard VHDL Language Reference Manual"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#128563 …}
    #channels: Doctrine\ORM\PersistentCollection {#128556 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#128560 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#128558 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#128570 …}
    -apiLastModifiedAt: DateTime @1754517600 {#128529
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1613602800 {#128578
      date: 2021-02-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1232924400 {#128549
      date: 2009-01-26 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1076"
    -bookCollection: ""
    -pageCount: 640
    -documents: Doctrine\ORM\PersistentCollection {#128569 …}
    -favorites: Doctrine\ORM\PersistentCollection {#128567 …}
  }
  +layout: "vertical"
  +showPrice: true
  +showStatusBadges: true
  +additionalClasses: "product__teaser--with-grey-border"
  +linkLabel: "See more"
  +imageFilter: "product_thumbnail_teaser"
  +hasStretchedLink: true
  +backgroundColor: "white"
  +hoverType: "shadow"
}
ProductState App\Twig\Components\ProductState 102.0 MiB 0.20 ms
Input props 
[
  "product" => App\Entity\Product\Product {#128530
    #id: 10114
    #code: "IEEE00003666"
    #attributes: Doctrine\ORM\PersistentCollection {#128554 …}
    #variants: Doctrine\ORM\PersistentCollection {#128552 …}
    #options: Doctrine\ORM\PersistentCollection {#128547 …}
    #associations: Doctrine\ORM\PersistentCollection {#128550 …}
    #createdAt: DateTime @1751038826 {#128543
      date: 2025-06-27 17:40:26.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#128536
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#128565 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#128756
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#128530}
        #id: 35465
        #name: "IEEE 1076:2008"
        #slug: "ieee-1076-2008-ieee00003666-241766"
        #description: """
          Revision Standard - Superseded.<br />\n
          VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language. (Additional downloads are available for this standard at https://standards.ieee.org/content/dam/ieee-standards/standards/web/download/1076-2008_downloads.zip)<br />\n
          \t\t\t\t<br />\n
          This standard revises and enhances the VHDL language reference manual (LRM) by including a standard C language interface specification; specifications from previously separate, but related, standards IEEE Std 1164 -1993,1 IEEE Std 1076.2 -1996, and IEEE Std 1076.3-1997; and general language enhancements in the areas of design and verification of electronic systems.<br />\n
          The VHDL language was defined for use in the design and documentation of electronics systems. It is revised to incorporate capabilities that improve the language's usefulness for its intended purpose as well as extend it to address design verification methodologies that have developed in industry. These new design and verification capabilities are required to ensure VHDL remains relevant and valuable for use in electronic systems design and verification. Incorporation of previously separate, but related standards, simplifies the maintenance of the specifications.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard VHDL Language Reference Manual"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#128563 …}
    #channels: Doctrine\ORM\PersistentCollection {#128556 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#128560 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#128558 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#128570 …}
    -apiLastModifiedAt: DateTime @1754517600 {#128529
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1613602800 {#128578
      date: 2021-02-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1232924400 {#128549
      date: 2009-01-26 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1076"
    -bookCollection: ""
    -pageCount: 640
    -documents: Doctrine\ORM\PersistentCollection {#128569 …}
    -favorites: Doctrine\ORM\PersistentCollection {#128567 …}
  }
]
Attributes 
[
  "showFullLabel" => false
]
Component 
App\Twig\Components\ProductState {#128758
  +product: App\Entity\Product\Product {#128530
    #id: 10114
    #code: "IEEE00003666"
    #attributes: Doctrine\ORM\PersistentCollection {#128554 …}
    #variants: Doctrine\ORM\PersistentCollection {#128552 …}
    #options: Doctrine\ORM\PersistentCollection {#128547 …}
    #associations: Doctrine\ORM\PersistentCollection {#128550 …}
    #createdAt: DateTime @1751038826 {#128543
      date: 2025-06-27 17:40:26.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#128536
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#128565 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#128756
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#128530}
        #id: 35465
        #name: "IEEE 1076:2008"
        #slug: "ieee-1076-2008-ieee00003666-241766"
        #description: """
          Revision Standard - Superseded.<br />\n
          VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language. (Additional downloads are available for this standard at https://standards.ieee.org/content/dam/ieee-standards/standards/web/download/1076-2008_downloads.zip)<br />\n
          \t\t\t\t<br />\n
          This standard revises and enhances the VHDL language reference manual (LRM) by including a standard C language interface specification; specifications from previously separate, but related, standards IEEE Std 1164 -1993,1 IEEE Std 1076.2 -1996, and IEEE Std 1076.3-1997; and general language enhancements in the areas of design and verification of electronic systems.<br />\n
          The VHDL language was defined for use in the design and documentation of electronics systems. It is revised to incorporate capabilities that improve the language's usefulness for its intended purpose as well as extend it to address design verification methodologies that have developed in industry. These new design and verification capabilities are required to ensure VHDL remains relevant and valuable for use in electronic systems design and verification. Incorporation of previously separate, but related standards, simplifies the maintenance of the specifications.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard VHDL Language Reference Manual"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#128563 …}
    #channels: Doctrine\ORM\PersistentCollection {#128556 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#128560 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#128558 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#128570 …}
    -apiLastModifiedAt: DateTime @1754517600 {#128529
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1613602800 {#128578
      date: 2021-02-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1232924400 {#128549
      date: 2009-01-26 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1076"
    -bookCollection: ""
    -pageCount: 640
    -documents: Doctrine\ORM\PersistentCollection {#128569 …}
    -favorites: Doctrine\ORM\PersistentCollection {#128567 …}
  }
  +appearance: "state-suspended"
  +labels: [
    "Superseded"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductMostRecent App\Twig\Components\ProductMostRecent 102.0 MiB 0.74 ms
Input props 
[
  "product" => App\Entity\Product\Product {#128530
    #id: 10114
    #code: "IEEE00003666"
    #attributes: Doctrine\ORM\PersistentCollection {#128554 …}
    #variants: Doctrine\ORM\PersistentCollection {#128552 …}
    #options: Doctrine\ORM\PersistentCollection {#128547 …}
    #associations: Doctrine\ORM\PersistentCollection {#128550 …}
    #createdAt: DateTime @1751038826 {#128543
      date: 2025-06-27 17:40:26.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#128536
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#128565 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#128756
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#128530}
        #id: 35465
        #name: "IEEE 1076:2008"
        #slug: "ieee-1076-2008-ieee00003666-241766"
        #description: """
          Revision Standard - Superseded.<br />\n
          VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language. (Additional downloads are available for this standard at https://standards.ieee.org/content/dam/ieee-standards/standards/web/download/1076-2008_downloads.zip)<br />\n
          \t\t\t\t<br />\n
          This standard revises and enhances the VHDL language reference manual (LRM) by including a standard C language interface specification; specifications from previously separate, but related, standards IEEE Std 1164 -1993,1 IEEE Std 1076.2 -1996, and IEEE Std 1076.3-1997; and general language enhancements in the areas of design and verification of electronic systems.<br />\n
          The VHDL language was defined for use in the design and documentation of electronics systems. It is revised to incorporate capabilities that improve the language's usefulness for its intended purpose as well as extend it to address design verification methodologies that have developed in industry. These new design and verification capabilities are required to ensure VHDL remains relevant and valuable for use in electronic systems design and verification. Incorporation of previously separate, but related standards, simplifies the maintenance of the specifications.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard VHDL Language Reference Manual"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#128563 …}
    #channels: Doctrine\ORM\PersistentCollection {#128556 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#128560 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#128558 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#128570 …}
    -apiLastModifiedAt: DateTime @1754517600 {#128529
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1613602800 {#128578
      date: 2021-02-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1232924400 {#128549
      date: 2009-01-26 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1076"
    -bookCollection: ""
    -pageCount: 640
    -documents: Doctrine\ORM\PersistentCollection {#128569 …}
    -favorites: Doctrine\ORM\PersistentCollection {#128567 …}
  }
]
Attributes 
[]
Component 
App\Twig\Components\ProductMostRecent {#128835
  +product: App\Entity\Product\Product {#128530
    #id: 10114
    #code: "IEEE00003666"
    #attributes: Doctrine\ORM\PersistentCollection {#128554 …}
    #variants: Doctrine\ORM\PersistentCollection {#128552 …}
    #options: Doctrine\ORM\PersistentCollection {#128547 …}
    #associations: Doctrine\ORM\PersistentCollection {#128550 …}
    #createdAt: DateTime @1751038826 {#128543
      date: 2025-06-27 17:40:26.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#128536
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#128565 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#128756
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#128530}
        #id: 35465
        #name: "IEEE 1076:2008"
        #slug: "ieee-1076-2008-ieee00003666-241766"
        #description: """
          Revision Standard - Superseded.<br />\n
          VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language. (Additional downloads are available for this standard at https://standards.ieee.org/content/dam/ieee-standards/standards/web/download/1076-2008_downloads.zip)<br />\n
          \t\t\t\t<br />\n
          This standard revises and enhances the VHDL language reference manual (LRM) by including a standard C language interface specification; specifications from previously separate, but related, standards IEEE Std 1164 -1993,1 IEEE Std 1076.2 -1996, and IEEE Std 1076.3-1997; and general language enhancements in the areas of design and verification of electronic systems.<br />\n
          The VHDL language was defined for use in the design and documentation of electronics systems. It is revised to incorporate capabilities that improve the language's usefulness for its intended purpose as well as extend it to address design verification methodologies that have developed in industry. These new design and verification capabilities are required to ensure VHDL remains relevant and valuable for use in electronic systems design and verification. Incorporation of previously separate, but related standards, simplifies the maintenance of the specifications.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard VHDL Language Reference Manual"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#128563 …}
    #channels: Doctrine\ORM\PersistentCollection {#128556 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#128560 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#128558 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#128570 …}
    -apiLastModifiedAt: DateTime @1754517600 {#128529
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1613602800 {#128578
      date: 2021-02-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1232924400 {#128549
      date: 2009-01-26 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1076"
    -bookCollection: ""
    -pageCount: 640
    -documents: Doctrine\ORM\PersistentCollection {#128569 …}
    -favorites: Doctrine\ORM\PersistentCollection {#128567 …}
  }
  +label: "Historical"
  +icon: "historical"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductCard App\Twig\Components\ProductCard 102.0 MiB 6.02 ms
Input props 
[
  "product" => App\Entity\Product\Product {#128539
    #id: 10248
    #code: "IEEE00003989"
    #attributes: Doctrine\ORM\PersistentCollection {#128626 …}
    #variants: Doctrine\ORM\PersistentCollection {#128621 …}
    #options: Doctrine\ORM\PersistentCollection {#128617 …}
    #associations: Doctrine\ORM\PersistentCollection {#128620 …}
    #createdAt: DateTime @1751038925 {#128545
      date: 2025-06-27 17:42:05.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#128544
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#128526 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#128969
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#128539}
        #id: 36001
        #name: "IEEE 1800:2009"
        #slug: "ieee-1800-2009-ieee00003989-241900"
        #description: """
          Revision Standard - Superseded.<br />\n
          This standard represents a merger of two previous standards: IEEE Std 1364(TM)-2005 Verilog hardware description language (HDL) and IEEE Std 1800-2005 SystemVerilog unified hardware design, specification, and verification language. The 2005 SystemVerilog standard defines extensions to the 2005 Verilog standard. These two standards were designed to be used as one language. Merging the base Verilog language and the SystemVerilog extensions into a single standard provides users with all information regarding syntax and semantics in a single document.<br />\n
          (IEEE Std1800-2009 was a revision of both IEEE Std1364-2005 and IEEE Std1800-2005.)<br />\n
          \t\t\t\t<br />\n
          This SystemVerilog standard (IEEE Std 1800) is a Unified Hardware Design, Specification, and Verification language. IEEE Std 1364TM-2005 Verilog is a design language. Both standards were approved by the IEEE-SASB in November 2005. This standard creates new revisions of the IEEE 1364 Verilog and IEEE 1800 SystemVerilog standards, which include errata fixes and resolutions, enhancements, enhanced assertion language, merger of Verilog Language Reference Manual (LRM) and SystemVerilog 1800 LRM into a single LRM, integration with Verilog-AMS, and ensures interoperability with other languages such as SystemC and VHDL.<br />\n
          The purpose of this project is to provide the EDA, Semiconductor, and System Design communities with a solid and well-defined IEEE Unified Hardware Design, Specification and Verification standard language, while resolving errata and developing enhancements to the current IEEE 1800 SystemVerilog standard. The language is designed to co-exist, be interoperable, possibly merge, and enhance those hardware description languages presently used by designers.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#128618 …}
    #channels: Doctrine\ORM\PersistentCollection {#128627 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#128603 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#128581 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#128538 …}
    -apiLastModifiedAt: DateTime @1754517600 {#128542
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1613602800 {#128541
      date: 2021-02-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1260486000 {#128540
      date: 2009-12-11 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1800"
    -bookCollection: ""
    -pageCount: 1285
    -documents: Doctrine\ORM\PersistentCollection {#128535 …}
    -favorites: Doctrine\ORM\PersistentCollection {#128533 …}
  }
  "layout" => "vertical"
  "showPrice" => true
  "showStatusBadges" => true
  "additionalClasses" => "product__teaser--with-grey-border"
  "hasStretchedLink" => true
  "hoverType" => "shadow"
  "linkLabel" => "See more"
]
Attributes 
[]
Component 
App\Twig\Components\ProductCard {#128925
  +product: App\Entity\Product\Product {#128539
    #id: 10248
    #code: "IEEE00003989"
    #attributes: Doctrine\ORM\PersistentCollection {#128626 …}
    #variants: Doctrine\ORM\PersistentCollection {#128621 …}
    #options: Doctrine\ORM\PersistentCollection {#128617 …}
    #associations: Doctrine\ORM\PersistentCollection {#128620 …}
    #createdAt: DateTime @1751038925 {#128545
      date: 2025-06-27 17:42:05.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#128544
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#128526 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#128969
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#128539}
        #id: 36001
        #name: "IEEE 1800:2009"
        #slug: "ieee-1800-2009-ieee00003989-241900"
        #description: """
          Revision Standard - Superseded.<br />\n
          This standard represents a merger of two previous standards: IEEE Std 1364(TM)-2005 Verilog hardware description language (HDL) and IEEE Std 1800-2005 SystemVerilog unified hardware design, specification, and verification language. The 2005 SystemVerilog standard defines extensions to the 2005 Verilog standard. These two standards were designed to be used as one language. Merging the base Verilog language and the SystemVerilog extensions into a single standard provides users with all information regarding syntax and semantics in a single document.<br />\n
          (IEEE Std1800-2009 was a revision of both IEEE Std1364-2005 and IEEE Std1800-2005.)<br />\n
          \t\t\t\t<br />\n
          This SystemVerilog standard (IEEE Std 1800) is a Unified Hardware Design, Specification, and Verification language. IEEE Std 1364TM-2005 Verilog is a design language. Both standards were approved by the IEEE-SASB in November 2005. This standard creates new revisions of the IEEE 1364 Verilog and IEEE 1800 SystemVerilog standards, which include errata fixes and resolutions, enhancements, enhanced assertion language, merger of Verilog Language Reference Manual (LRM) and SystemVerilog 1800 LRM into a single LRM, integration with Verilog-AMS, and ensures interoperability with other languages such as SystemC and VHDL.<br />\n
          The purpose of this project is to provide the EDA, Semiconductor, and System Design communities with a solid and well-defined IEEE Unified Hardware Design, Specification and Verification standard language, while resolving errata and developing enhancements to the current IEEE 1800 SystemVerilog standard. The language is designed to co-exist, be interoperable, possibly merge, and enhance those hardware description languages presently used by designers.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#128618 …}
    #channels: Doctrine\ORM\PersistentCollection {#128627 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#128603 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#128581 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#128538 …}
    -apiLastModifiedAt: DateTime @1754517600 {#128542
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1613602800 {#128541
      date: 2021-02-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1260486000 {#128540
      date: 2009-12-11 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1800"
    -bookCollection: ""
    -pageCount: 1285
    -documents: Doctrine\ORM\PersistentCollection {#128535 …}
    -favorites: Doctrine\ORM\PersistentCollection {#128533 …}
  }
  +layout: "vertical"
  +showPrice: true
  +showStatusBadges: true
  +additionalClasses: "product__teaser--with-grey-border"
  +linkLabel: "See more"
  +imageFilter: "product_thumbnail_teaser"
  +hasStretchedLink: true
  +backgroundColor: "white"
  +hoverType: "shadow"
}
ProductState App\Twig\Components\ProductState 102.0 MiB 0.18 ms
Input props 
[
  "product" => App\Entity\Product\Product {#128539
    #id: 10248
    #code: "IEEE00003989"
    #attributes: Doctrine\ORM\PersistentCollection {#128626 …}
    #variants: Doctrine\ORM\PersistentCollection {#128621 …}
    #options: Doctrine\ORM\PersistentCollection {#128617 …}
    #associations: Doctrine\ORM\PersistentCollection {#128620 …}
    #createdAt: DateTime @1751038925 {#128545
      date: 2025-06-27 17:42:05.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#128544
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#128526 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#128969
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#128539}
        #id: 36001
        #name: "IEEE 1800:2009"
        #slug: "ieee-1800-2009-ieee00003989-241900"
        #description: """
          Revision Standard - Superseded.<br />\n
          This standard represents a merger of two previous standards: IEEE Std 1364(TM)-2005 Verilog hardware description language (HDL) and IEEE Std 1800-2005 SystemVerilog unified hardware design, specification, and verification language. The 2005 SystemVerilog standard defines extensions to the 2005 Verilog standard. These two standards were designed to be used as one language. Merging the base Verilog language and the SystemVerilog extensions into a single standard provides users with all information regarding syntax and semantics in a single document.<br />\n
          (IEEE Std1800-2009 was a revision of both IEEE Std1364-2005 and IEEE Std1800-2005.)<br />\n
          \t\t\t\t<br />\n
          This SystemVerilog standard (IEEE Std 1800) is a Unified Hardware Design, Specification, and Verification language. IEEE Std 1364TM-2005 Verilog is a design language. Both standards were approved by the IEEE-SASB in November 2005. This standard creates new revisions of the IEEE 1364 Verilog and IEEE 1800 SystemVerilog standards, which include errata fixes and resolutions, enhancements, enhanced assertion language, merger of Verilog Language Reference Manual (LRM) and SystemVerilog 1800 LRM into a single LRM, integration with Verilog-AMS, and ensures interoperability with other languages such as SystemC and VHDL.<br />\n
          The purpose of this project is to provide the EDA, Semiconductor, and System Design communities with a solid and well-defined IEEE Unified Hardware Design, Specification and Verification standard language, while resolving errata and developing enhancements to the current IEEE 1800 SystemVerilog standard. The language is designed to co-exist, be interoperable, possibly merge, and enhance those hardware description languages presently used by designers.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#128618 …}
    #channels: Doctrine\ORM\PersistentCollection {#128627 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#128603 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#128581 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#128538 …}
    -apiLastModifiedAt: DateTime @1754517600 {#128542
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1613602800 {#128541
      date: 2021-02-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1260486000 {#128540
      date: 2009-12-11 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1800"
    -bookCollection: ""
    -pageCount: 1285
    -documents: Doctrine\ORM\PersistentCollection {#128535 …}
    -favorites: Doctrine\ORM\PersistentCollection {#128533 …}
  }
]
Attributes 
[
  "showFullLabel" => false
]
Component 
App\Twig\Components\ProductState {#128983
  +product: App\Entity\Product\Product {#128539
    #id: 10248
    #code: "IEEE00003989"
    #attributes: Doctrine\ORM\PersistentCollection {#128626 …}
    #variants: Doctrine\ORM\PersistentCollection {#128621 …}
    #options: Doctrine\ORM\PersistentCollection {#128617 …}
    #associations: Doctrine\ORM\PersistentCollection {#128620 …}
    #createdAt: DateTime @1751038925 {#128545
      date: 2025-06-27 17:42:05.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#128544
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#128526 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#128969
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#128539}
        #id: 36001
        #name: "IEEE 1800:2009"
        #slug: "ieee-1800-2009-ieee00003989-241900"
        #description: """
          Revision Standard - Superseded.<br />\n
          This standard represents a merger of two previous standards: IEEE Std 1364(TM)-2005 Verilog hardware description language (HDL) and IEEE Std 1800-2005 SystemVerilog unified hardware design, specification, and verification language. The 2005 SystemVerilog standard defines extensions to the 2005 Verilog standard. These two standards were designed to be used as one language. Merging the base Verilog language and the SystemVerilog extensions into a single standard provides users with all information regarding syntax and semantics in a single document.<br />\n
          (IEEE Std1800-2009 was a revision of both IEEE Std1364-2005 and IEEE Std1800-2005.)<br />\n
          \t\t\t\t<br />\n
          This SystemVerilog standard (IEEE Std 1800) is a Unified Hardware Design, Specification, and Verification language. IEEE Std 1364TM-2005 Verilog is a design language. Both standards were approved by the IEEE-SASB in November 2005. This standard creates new revisions of the IEEE 1364 Verilog and IEEE 1800 SystemVerilog standards, which include errata fixes and resolutions, enhancements, enhanced assertion language, merger of Verilog Language Reference Manual (LRM) and SystemVerilog 1800 LRM into a single LRM, integration with Verilog-AMS, and ensures interoperability with other languages such as SystemC and VHDL.<br />\n
          The purpose of this project is to provide the EDA, Semiconductor, and System Design communities with a solid and well-defined IEEE Unified Hardware Design, Specification and Verification standard language, while resolving errata and developing enhancements to the current IEEE 1800 SystemVerilog standard. The language is designed to co-exist, be interoperable, possibly merge, and enhance those hardware description languages presently used by designers.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#128618 …}
    #channels: Doctrine\ORM\PersistentCollection {#128627 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#128603 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#128581 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#128538 …}
    -apiLastModifiedAt: DateTime @1754517600 {#128542
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1613602800 {#128541
      date: 2021-02-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1260486000 {#128540
      date: 2009-12-11 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1800"
    -bookCollection: ""
    -pageCount: 1285
    -documents: Doctrine\ORM\PersistentCollection {#128535 …}
    -favorites: Doctrine\ORM\PersistentCollection {#128533 …}
  }
  +appearance: "state-suspended"
  +labels: [
    "Superseded"
  ]
  -stateAttributeCode: "state"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}
ProductMostRecent App\Twig\Components\ProductMostRecent 102.0 MiB 0.61 ms
Input props 
[
  "product" => App\Entity\Product\Product {#128539
    #id: 10248
    #code: "IEEE00003989"
    #attributes: Doctrine\ORM\PersistentCollection {#128626 …}
    #variants: Doctrine\ORM\PersistentCollection {#128621 …}
    #options: Doctrine\ORM\PersistentCollection {#128617 …}
    #associations: Doctrine\ORM\PersistentCollection {#128620 …}
    #createdAt: DateTime @1751038925 {#128545
      date: 2025-06-27 17:42:05.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#128544
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#128526 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#128969
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#128539}
        #id: 36001
        #name: "IEEE 1800:2009"
        #slug: "ieee-1800-2009-ieee00003989-241900"
        #description: """
          Revision Standard - Superseded.<br />\n
          This standard represents a merger of two previous standards: IEEE Std 1364(TM)-2005 Verilog hardware description language (HDL) and IEEE Std 1800-2005 SystemVerilog unified hardware design, specification, and verification language. The 2005 SystemVerilog standard defines extensions to the 2005 Verilog standard. These two standards were designed to be used as one language. Merging the base Verilog language and the SystemVerilog extensions into a single standard provides users with all information regarding syntax and semantics in a single document.<br />\n
          (IEEE Std1800-2009 was a revision of both IEEE Std1364-2005 and IEEE Std1800-2005.)<br />\n
          \t\t\t\t<br />\n
          This SystemVerilog standard (IEEE Std 1800) is a Unified Hardware Design, Specification, and Verification language. IEEE Std 1364TM-2005 Verilog is a design language. Both standards were approved by the IEEE-SASB in November 2005. This standard creates new revisions of the IEEE 1364 Verilog and IEEE 1800 SystemVerilog standards, which include errata fixes and resolutions, enhancements, enhanced assertion language, merger of Verilog Language Reference Manual (LRM) and SystemVerilog 1800 LRM into a single LRM, integration with Verilog-AMS, and ensures interoperability with other languages such as SystemC and VHDL.<br />\n
          The purpose of this project is to provide the EDA, Semiconductor, and System Design communities with a solid and well-defined IEEE Unified Hardware Design, Specification and Verification standard language, while resolving errata and developing enhancements to the current IEEE 1800 SystemVerilog standard. The language is designed to co-exist, be interoperable, possibly merge, and enhance those hardware description languages presently used by designers.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#128618 …}
    #channels: Doctrine\ORM\PersistentCollection {#128627 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#128603 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#128581 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#128538 …}
    -apiLastModifiedAt: DateTime @1754517600 {#128542
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1613602800 {#128541
      date: 2021-02-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1260486000 {#128540
      date: 2009-12-11 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1800"
    -bookCollection: ""
    -pageCount: 1285
    -documents: Doctrine\ORM\PersistentCollection {#128535 …}
    -favorites: Doctrine\ORM\PersistentCollection {#128533 …}
  }
]
Attributes 
[]
Component 
App\Twig\Components\ProductMostRecent {#129057
  +product: App\Entity\Product\Product {#128539
    #id: 10248
    #code: "IEEE00003989"
    #attributes: Doctrine\ORM\PersistentCollection {#128626 …}
    #variants: Doctrine\ORM\PersistentCollection {#128621 …}
    #options: Doctrine\ORM\PersistentCollection {#128617 …}
    #associations: Doctrine\ORM\PersistentCollection {#128620 …}
    #createdAt: DateTime @1751038925 {#128545
      date: 2025-06-27 17:42:05.0 Europe/Paris (+02:00)
    }
    #updatedAt: DateTime @1754607611 {#128544
      date: 2025-08-08 01:00:11.0 Europe/Paris (+02:00)
    }
    #enabled: true
    #translations: Doctrine\ORM\PersistentCollection {#128526 …}
    #translationsCache: [
      "en_US" => App\Entity\Product\ProductTranslation {#128969
        #locale: "en_US"
        #translatable: App\Entity\Product\Product {#128539}
        #id: 36001
        #name: "IEEE 1800:2009"
        #slug: "ieee-1800-2009-ieee00003989-241900"
        #description: """
          Revision Standard - Superseded.<br />\n
          This standard represents a merger of two previous standards: IEEE Std 1364(TM)-2005 Verilog hardware description language (HDL) and IEEE Std 1800-2005 SystemVerilog unified hardware design, specification, and verification language. The 2005 SystemVerilog standard defines extensions to the 2005 Verilog standard. These two standards were designed to be used as one language. Merging the base Verilog language and the SystemVerilog extensions into a single standard provides users with all information regarding syntax and semantics in a single document.<br />\n
          (IEEE Std1800-2009 was a revision of both IEEE Std1364-2005 and IEEE Std1800-2005.)<br />\n
          \t\t\t\t<br />\n
          This SystemVerilog standard (IEEE Std 1800) is a Unified Hardware Design, Specification, and Verification language. IEEE Std 1364TM-2005 Verilog is a design language. Both standards were approved by the IEEE-SASB in November 2005. This standard creates new revisions of the IEEE 1364 Verilog and IEEE 1800 SystemVerilog standards, which include errata fixes and resolutions, enhancements, enhanced assertion language, merger of Verilog Language Reference Manual (LRM) and SystemVerilog 1800 LRM into a single LRM, integration with Verilog-AMS, and ensures interoperability with other languages such as SystemC and VHDL.<br />\n
          The purpose of this project is to provide the EDA, Semiconductor, and System Design communities with a solid and well-defined IEEE Unified Hardware Design, Specification and Verification standard language, while resolving errata and developing enhancements to the current IEEE 1800 SystemVerilog standard. The language is designed to co-exist, be interoperable, possibly merge, and enhance those hardware description languages presently used by designers.
          """
        #metaKeywords: null
        #metaDescription: null
        #shortDescription: "IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language"
        -notes: "Superseded"
      }
    ]
    #currentLocale: "en_US"
    #currentTranslation: null
    #fallbackLocale: "en_US"
    #variantSelectionMethod: "match"
    #productTaxons: Doctrine\ORM\PersistentCollection {#128618 …}
    #channels: Doctrine\ORM\PersistentCollection {#128627 …}
    #mainTaxon: Proxies\__CG__\App\Entity\Taxonomy\Taxon {#7311 …}
    #reviews: Doctrine\ORM\PersistentCollection {#128603 …}
    #averageRating: 0.0
    #images: Doctrine\ORM\PersistentCollection {#128581 …}
    -supplier: Proxies\__CG__\App\Entity\Supplier\Supplier {#7325 …}
    -subscriptionCollections: Doctrine\ORM\PersistentCollection {#128538 …}
    -apiLastModifiedAt: DateTime @1754517600 {#128542
      date: 2025-08-07 00:00:00.0 Europe/Paris (+02:00)
    }
    -lastUpdatedAt: DateTime @1613602800 {#128541
      date: 2021-02-18 00:00:00.0 Europe/Paris (+01:00)
    }
    -author: ""
    -publishedAt: DateTime @1260486000 {#128540
      date: 2009-12-11 00:00:00.0 Europe/Paris (+01:00)
    }
    -releasedAt: null
    -confirmedAt: null
    -canceledAt: null
    -edition: null
    -coreDocument: "1800"
    -bookCollection: ""
    -pageCount: 1285
    -documents: Doctrine\ORM\PersistentCollection {#128535 …}
    -favorites: Doctrine\ORM\PersistentCollection {#128533 …}
  }
  +label: "Historical"
  +icon: "historical"
  -mostRecentAttributeCode: "most_recent"
  -localeContext: Sylius\Component\Locale\Context\CompositeLocaleContext {#1833 …}
}